NUC140VE3CN Nuvoton Technology Corporation of America, NUC140VE3CN Datasheet - Page 496

no-image

NUC140VE3CN

Manufacturer Part Number
NUC140VE3CN
Description
IC MCU 32BIT 128KB FLASH 100LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™ NUC100r
Datasheets

Specifications of NUC140VE3CN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, LIN, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
76
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Eeprom Size
-
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NUC140VE3CN
Manufacturer:
MICRON
Quantity:
2 100
Part Number:
NUC140VE3CN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
NUC140VE3CN
Manufacturer:
NUVOTON
Quantity:
20 000
5.18 PDMA Controller (PDMA)
5.18.1 Overview
5.18.2 Features
NuMicro™ NUC130/NUC140 contains a peripheral direct memory access (PDMA) controller that
transfers data to and from memory or transfer data to and from APB devices. The PDMA has nine
channels of DMA (Peripheral-to-Memory or Memory-to-Peripheral or Memory-to-Memory). For
each PDMA channel (PDMA CH0~CH8), there is one word buffer as transfer buffer between the
Peripherals APB devices and Memory.
Software can stop the PDMA operation by disable PDMA [PDMACEN]. The CPU can recognize
the completion of a PDMA operation by software polling or when it receives an internal PDMA
interrupt. The PDMA controller can increase source or destination address or fixed them as well.
Notice: The partial of NuMicro™ NUC130/NUC140 only has 1 PDMA channel (channel 0).
NuMicro™ NUC130/NUC140 Technical Reference Manual
Support nine DMA channels. Each channel can support a unidirectional transfer
AMBA AHB master/slave interface compatible, for data transfer and register read/write
Support source and destination address increased mode or fixed mode
Hardware channel priority. DMA channel 0 has the highest priority and channel 8 has the
lowest priority
- 496 -
Publication Release Date: June 14, 2011
Revision V2.01

Related parts for NUC140VE3CN