MT90820AL Zarlink, MT90820AL Datasheet - Page 17

no-image

MT90820AL

Manufacturer Part Number
MT90820AL
Description
Switch Fabric 2K x 2K/1K x 1K/512 x 512 131.072Mbps 5V 100-Pin MQFP Tray
Manufacturer
Zarlink
Datasheet

Specifications of MT90820AL

Package
100MQFP
Number Of Ports
16
Fabric Size
2K x 2K|1K x 1K|512 x 512
Switching Bandwidth
131.072 Mbps
Switch Core
Non-Blocking
Port Speed
2.048|4.096|8.192 Mbps
Operating Supply Voltage
5 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT90820AL
Manufacturer:
ZARLINK
Quantity:
130
Part Number:
MT90820AL
Manufacturer:
MITEL
Quantity:
6
Part Number:
MT90820AL
Manufacturer:
MITEL
Quantity:
20 000
Company:
Part Number:
MT90820AL
Quantity:
61
Part Number:
MT90820AL1
Manufacturer:
ZARLINK
Quantity:
130
Part Number:
MT90820AL1
Manufacturer:
MNDSPEED
Quantity:
23
Part Number:
MT90820ALX66
Manufacturer:
MITEL
Quantity:
168
Note 1: n denotes an input stream number from 0 to 15.
OFn2, OFn1, OFn0
OF152
OF112
OF32
OF72
No clock period shift (Default)
15
15
15
15
Read/Write Address:
Reset value:
(Note 1)
Name
DLEn
OF151
OF111
OF31
OF71
14
14
14
Input Stream
14
Offset
OF110
OF150
OF30
OF70
13
13
13
13
DLE11
DLE15
DLE7
DLE3
Offset Bits 2,1 & 0. These three bits define how long the serial interface receiver takes to
recognize and store bit 0 from the STi input pin: i.e., to start a new frame. The input frame offset
can be selected to +4 clock periods from the point where the external frame pulse input signal is
applied to the F0i input of the device. See Figure 4.
Data Latch Edge.
ST-BUS mode:
GCI mode:
12
12
12
12
Table 11 - Frame Input Offset (FOR) Register Bits
OF102
OF142
OF62
OF22
11
11
11
11
03
04
05
06
0000
H
H
H
H
OF101
OF141
OF61
OF21
10
10
10
10
for FOR0 register,
for FOR1 register,
for FOR2 register,
for FOR3 register,
H
for all FOR registers.
FD11
DLEn =0, if clock rising edge is at the 3/4 point of the bit cell.
DLEn =1, if when clock falling edge is at the 3/4 of the bit cell.
DLEn =0, if clock falling edge is at the 3/4 point of the bit cell.
DLEn =1, if when clock rising edge is at the 3/4 of the bit cell.
1
Measurement Result from
OF100
OF140
OF20
OF60
9
9
9
9
Zarlink Semiconductor Inc.
Frame Delay Bits
FOR0 register
FOR1 register
FOR2 register
FOR3 register
DLE10
DLE14
MT90820
DLE6
DLE2
FD2
8
8
8
8
0
17
OF132
OF12
OF52
OF92
7
7
7
7
FD1
0
OF131
OF11
OF51
OF91
Description
6
6
6
6
FD0
0
OF130
OF50
OF90
OF10
5
5
5
5
DLE13
OFn2
DLE5
DLE9
DLE1
4
4
4
4
0
OF122
OF42
OF82
OF02
3
3
3
3
OFn1
Corresponding
0
Offset Bits
OF121
OF41
OF81
OF01
2
2
2
2
OF120
OF40
OF80
OF00
OFn0
1
1
1
1
0
Data Sheet
DLE12
DLE4
DLE8
DLE0
0
0
0
0
DLEn
0

Related parts for MT90820AL