SC28L194A1A NXP Semiconductors, SC28L194A1A Datasheet - Page 12

• Manufacturer Part Number: SC28L194A1A
• Description: UART Interface IC 3V-5V 4CH UART INTEL/MOT INTRF
• Manufacturer: NXP Semiconductors
• Type: Quad UART for 3.3 V and 5 V supply voltager

Specifications of SC28L194A1A

• Number Of Channels: 4
• Data Rate: 460.8 Kbps
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 3 V
• Supply Current: 30 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Package / Case: PLCC-68
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.3 V, 5 V
• Lead Free Status / Rohs Status: Details
• Other names: SC28L194A1A,512

Philips Semiconductors
Table 1. Interrupt Arbitration Priority
Note several characteristics of the above table in bits 6:3. These bits
contain the identification of the bidding source as indicated below:
The codes form bits 6:3 drive part of the interrupt vector modification
and the Global Interrupt Type Register. The codes are unique to
each source type and Identify them completely. The channel
numbering progresses from “a” to “d” as the binary numbers 000 to
011 and identify the interrupting channel uniquely. As the channels
arbitrate “d” will have the highest bidding value and “a” the lowest
Note that the transmitter byte count is off-set from that of the
receiver by one bit. This is to give the receiver more authority in the
arbitration since and over-run receiver corrupts the message but an
under-run transmitter is not harmful. This puts some constraints on
how the threshold value is selected. If a threshold is chosen that has
its MSB set to one then a transmitter can never generate an
interrupt! Of course the counter point to this is the desire to set the
interrupt threshold high so interrupts occur only when a maximum or
near maximum number of characters may be transferred.
To give some control over this dilemma control bits have been
provided in the MR0 and MR2 registers of each channel to
individually control when a receiver or transmitter may interrupt. The
use of these bits will prevent a receiver or a transmitter from
entering the arbitration process even though its FIFO fill level is
above that indicated by the threshold value set. The bits in the MR0
and MR2 register are named TxINT (MR0[5:4]) and RxINT
(MR2[3:2])
Watch-Dog Timer
The watch-dog is included in the table above to show that it affects
the arbitration. It does not have an identity of its own. A barking
watch-dog will prevent any other source type from entering the
arbitration process except enabled receivers. The threshold is
effectively set to zero when any watch-dog times out. The receivers
arbitrate among them selves and the one with the highest fill level
will win the process. Note that the receiver wining the bid may not be
the one that caused the watch-dog to bark.
The fields labeled “Programmed Field” are the contents of the
Bidding Control Registers, BCRs, for these sources. Setting these
bits to high values can elevate the interrupt importance of the
sources they represent to values almost as high as a full receiver.
For example a COS event may be very important when it represents
2006 Aug 15
Receiver w/o error
Receiver w/ error
Transmitter
Change of Break
Change of State
Xon/Xoff
Address Recognition
Receiver Watch-dog
Threshold
Quad UART for 3.3 V and 5 V supply voltage
x001
x101
xx00
0010
0110
0111
0011
Receiver without error
Receiver with error
Transmitter
Change of Break
Change of State on I/O Ports
Xon/Xoff Event
Address Recognition
Type
RxFIFO Byte Count -1
RxFIFO Byte Count -1
0
Programmed Field
Programmed Field
Programmed Field
Programmed Field
RxFIFO Byte Count -1
Bits 6:0 of Interrupt Control Register
B9
TxFIFO Byte Count -1
B8
B7
12
0
0
0
0
the DSR (Data Set Ready) signal from the modem. In this case its
arbitration value should be high. Once the DSR is recognized then
its arbitration value could be reduced or turned off.
There is a single arbiter interrupt number that is not associated with
any of the UART channels. It is the “Threshold Value” and is
comprised of 7 bits from the Interrupt Control Register, ICR, and
three zeros in the channel field. It is only when one or more of the
enabled interrupt sources generates a arbitration value larger
than the threshold value that the IRQN will be asserted. When
the threshold bidding value is larger than any other bidding value
then the IRQN will be withdrawn. In this condition, when nothing is
interrupting, the CIR will be loaded with zeros if the IRQN is
asserted or “Update CIR” command is issued. Because the
channels are numbered from 0 to 3 ( A to D) channel 3 will win the
bid when all other parts of the bid are equal.
Note: Based on the xx00 coding for the transmitter (as shown
in Table 1 above), a transmitter will not win a bid in the situation
where the Count Field = 0 unless the threshold value is equal to
or less than 0000011. A single empty slot is left in the TxFIFO,
or a single filled slot in the RxFIFO will bid with a byte count
value of zero.
MODES OF OPERATION
Major Modes
Four major modes of operation (normal, auto echo, local loop back
and remote loop back) are provided and are controlled by MR2[7:6].
Three of these may be considered diagnostic. See the MR2 register
description.
The normal mode is the usual mode for data I/O operation. Most
reception and transmission will use the normal mode.
In the auto echo mode, the transmitter automatically re-transmits
any character captured by the channel’s receiver. The receiver 1x
clock is used for the transmitter. This mode returns the received
data back to the sending station one bit time delayed from its
departure. Receiver to host communication is normal. Host to
transmitter communication has no meaning.
In the local loop back mode (used for diagnostic purposes) the
transmitter is internally connected to the receiver input. The
transmitter 1x clock used for the receiver. The RxD input pin is
ignored and the transmitter TxD output pin is held high. This
configuration allows the transmitter to send data to the receiver
without any external parameters to affect the transmission of data.
All status bits, interrupt conditions and processor interface operate
normally. It is recommended that this mode be used when
initially verifying processor to UART interface. The
B6
0
1
0
1
1
0
As RxFIFO Above
B5
0
0
0
1
1
1
1
B4
1
1
0
0
0
1
1
B3
Channel No
Channel No
Channel No
Channel No
Channel No
Channel No
Channel No
Channel No
000
SC28L194
Product data sheet
Bits 2:0