TDK5100GEG Infineon Technologies, TDK5100GEG Datasheet - Page 12
![](/photos/31/33/313394/16pin_tssop_sml.jpg)
TDK5100GEG
Manufacturer Part Number
TDK5100GEG
Description
Manufacturer
Infineon Technologies
Datasheet
1.TDK5100GEG.pdf
(40 pages)
Specifications of TDK5100GEG
Operating Temperature (min)
-40C
Operating Temperature (max)
125C
Operating Temperature Classification
Automotive
Product Depth (mm)
4.4mm
Operating Supply Voltage (min)
2.1V
Operating Supply Voltage (typ)
2.5/3.3V
Lead Free Status / Rohs Status
Compliant
Wireless Components
13
14
15
16
1) Indicated voltages and currents apply for PLL Enable Mode and Transmit Mode.
In Power Down Mode, the values are zero or high-ohmic.
PAGND
PAOUT
CSEL
FSEL
15
16
V
S
V
90 k
S
60 k
+1.2 V
+1.2 V
30 k
60 k
V
14
13
S
30 A
5 A
2 - 6
+1.1 V
+0.8 V
Ground connection of the power amplifier.
The RF ground return path of the power
amplifier output PAOUT (pin 14) has to be
concentrated to this pin.
RF output pin of the transmitter.
A DC path to the positive supply VS has to
be supplied by the antenna matching net-
work.
This pin is used to select the desired trans-
mitter frequency.
A logic low (FSEL < 0.5 V) applied to this pin
sets the transmitter to the 433 MHz fre-
quency range.
A logic high (FSEL open) applied to this pin
sets the transmitter to the 868 MHz fre-
quency range.
This pin is used to select the desired refer-
ence frequency.
A logic low (CSEL < 0.2 V) applied to this pin
sets the internal frequency divider to accept
a reference frequency of 6.78 MHz.
A logic high (CSEL open) applied to this pin
sets the internal frequency divider to accept
a reference frequency of 13.56 MHz.
Specification, October 2002
Functional Description
TDK 5100