LP2995LQ National Semiconductor, LP2995LQ Datasheet - Page 8

LP2995LQ

Manufacturer Part Number
LP2995LQ
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of LP2995LQ

Voltage Regulator Type
Linear
Topology
LDO
Number Of Outputs
Single
Input Voltage (min)
2.2V
Input Voltage (max)
5.5V
Package Type
LLP EP
Output Current
1.5A
Load Regulation
0.5%
Operating Temp Range
0C to 125C
Operating Temperature Classification
Commercial
Pin Count
16
Mounting
Surface Mount
Quiescent Current (max)
400uA
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LP2995LQ
Manufacturer:
NS
Quantity:
826
Part Number:
LP2995LQ
Manufacturer:
NS
Quantity:
660
Part Number:
LP2995LQ
Manufacturer:
NSC
Quantity:
10 000
Part Number:
LP2995LQ
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LP2995LQ/NOPB
Manufacturer:
NS
Quantity:
35
Part Number:
LP2995LQ/NOPB
Manufacturer:
National Semiconductor
Quantity:
1 832
Part Number:
LP2995LQX
Manufacturer:
GSI
Quantity:
750
www.national.com
Thermal Dissipation
Since the LP2995 is a linear regulator any current flow from
V
To prevent damaging the part from exceeding the maximum
allowable junction temperature, care should be taken to der-
ate the part dependent on the maximum expected ambient
temperature and power dissipation. The maximum allowable
internal temperature rise (T
maximum ambient temperature (T
the maximum allowable junction temperature (T
From this equation, the maximum power dissipation (P
of the part can be calculated:
The θ
the package used; the thickness of copper; the number of vias
and the airflow. For instance, the θ
with the package mounted to a standard 8x4 2-layer board
with 1oz. copper, no airflow, and 0.5W dissipation at room
temperature. This value can be reduced to 151.2°C/W by
changing to a 3x4 board with 2 oz. copper that is the JEDEC
standard.
the two boards mentioned.
Layout is also extremely critical to maximize the output cur-
rent with the LLP package. By simply placing vias under the
DAP the θ
LLP thermal data when placed on a 4-layer JEDEC board with
copper thickness of 0.5/1/1/0.5 oz. The number of vias, with
TT
will result in internal power dissipation generating heat.
JA
of the LP2995 will be dependent on several variables:
Figure 2
JA
can be lowered significantly.
FIGURE 2. θ
shows how the θ
T
P
Rmax
Dmax
= T
JA
= T
Rmax
Jmax
vs Airflow (SO-8)
Rmax
) can be calculated given the
− T
Amax
JA
/ θ
JA
Amax
of the SO-8 is 163°C/W
JA
) of the application and
varies with airflow for
Figure 3
Jmax
20039321
shows the
).
Dmax
)
8
a pitch of 1.27 mm, has been increased to the maximum of 4
where a θ
for this calculation is 0.036 mm for 1oz. Copper.
FIGURE 3. LLP-16 θ
Additional improvements in lowering the θ
achieved with a constant airflow across the package. Main-
taining the same conditions as above and utilizing the 2x2 via
array,
FIGURE 4. θ
Figure 4
JA
of 50.41°C/W can be obtained. Via wall thickness
JA
shows how the θ
vs Airflow Speed (JEDEC Board with 4
JA
vs # of Vias (4 Layer JEDEC Board))
Vias)
JA
varies with airflow.
JA
can also be
20039322
20039323

Related parts for LP2995LQ