M95640-WBN6 STMicroelectronics, M95640-WBN6 Datasheet
M95640-WBN6
Specifications of M95640-WBN6
Available stocks
Related parts for M95640-WBN6
M95640-WBN6 Summary of contents
Page 1
... M95320-W and M95320-W – 1.8 to 5.5V for M95320-R and M95640-R – 1.65 to 5.5V for M95320-S and M95640-S 20MHz, 10MHz, 5MHz or 2MHz clock rates 5ms or 10ms Write Time Status Register Hardware Protection of the Status Register BYTE and PAGE WRITE ( Bytes) ...
Page 2
... M95640, M95320 TABLE OF CONTENTS FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Table 1. Product List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Figure 1. Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Table 2. How to Identify Previous, Current and New Products by the Process Identification Letter 5 Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 3. 8 Pin Package Connections Table 3. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 SIGNAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Serial Data Output ( Serial Data Input (D) ...
Page 3
... Table 16. DC Characteristics (M95320 and M95640, Device Grade Table 17. DC Characteristics (M95320 and M95640, Device Grade Table 18. DC Characteristics (M95320-W and M95640-W, Device Grade Table 19. DC Characteristics (M95320-W and M95640-W, Device Grade Table 20. DC Characteristics (M95320-R and M95640- Table 21. DC Characteristics (M95320-S and M95640- M95640, M95320 3/42 ...
Page 4
... Table 23. AC Characteristics (M95320 and M95640, Device Grade 3 Table 24. AC Characteristics (M95320-W and M95640-W, Device Grade Table 25. AC Characteristics (M95320-W and M95640-W, Device Grade Table 26. AC Characteristics (M95320-R and M95640- Table 27. AC Characteristics (M95320-S and M95640-S, Device Grade Figure 16.Serial Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Figure 17 ...
Page 5
... SPI-compatible bus. The M95320, M95320-W, M95320-S are 32Kbit devices organized as 4096 x 8 bits. The M95640, M95640-W, M95640-R and M95640-S are 64Kbit devices organized as 8192 x 8 bits. Table 2. How to Identify Previous, Current and New Products by the Process Identification Letter Devices Root Part Numbers ...
Page 6
... M95640, M95320 SIGNAL DESCRIPTION During all operations, V must be held stable and CC within the specified valid range (max). CC All of the input and output signals must be held High or Low (according to voltages specified in Table 16. OL These signals are described next. Serial Data Output (Q). This output signal is used to transfer data serially out of the device ...
Page 7
... MCU SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the others being high impedance SPI Memory SPI Memory R Device Device HOLD M95640, M95320 SPI Memory R Device S W HOLD W HOLD AI03746e ...
Page 8
... M95640, M95320 SPI Modes These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes: – CPOL=0, CPHA=0 – CPOL=1, CPHA=1 For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data Figure 5 ...
Page 9
... The Hold condition ends when the Hold (HOLD) signal is driven High at the same time as Serial Clock (C) already being Low. Figure 6. and falling edges are not timed to coincide with Serial Clock (C) being Low. M95640, M95320 , as specified in Table 16. CC also shows what happens if the rising to ...
Page 10
... M95640, M95320 Figure 6. Hold Condition Activation C HOLD Status Register Figure 7. shows the position of the Status Register in the control logic of the device. The Status Reg- ister contains a number of status and control bits that can be read or set (as appropriate) by specific instructions. WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle ...
Page 11
... SPI bus. M95640, M95640-W, M95640-R, M95640-S none none 1800h - 1FFFh Upper half 1000h - 1FFFh 0000h - 1FFFh M95640, M95320 Array Addresses Protected M95320, M95320-W, M95320-R, M95320-S none 0C00h - 0FFFh 0800h - 0FFFh 0000h - 0FFFh 11/42 ...
Page 12
... M95640, M95320 MEMORY ORGANIZATION The memory is organized as shown in Figure 7. Block Diagram HOLD W Control Logic Address Register and Counter 12/42 Figure 7.. High Voltage Generator I/O Shift Register Data Register 1 Page X Decoder Status Register Size of the Read only EEPROM area AI01272C ...
Page 13
... WREN Write Enable WRDI Write Disable RDSR Read Status Register WRSR Write Status Register READ Read from Memory Array WRITE Write to Memory Array M95640, M95320 Instruction Format 0000 0110 0000 0100 0000 0101 0000 0001 0000 0011 0000 0010 13/42 ...
Page 14
... M95640, M95320 Write Enable (WREN) The Write Enable Latch (WEL) bit must be set pri each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device. Figure 8. Write Enable (WREN) Sequence Write Disable (WRDI) One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device ...
Page 15
... Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) be- come read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for exe- cution Status Register Out MSB M95640, M95320 Table protected against Write Status Register Out MSB AI02031E 4.) be- (WRITE) ...
Page 16
... M95640, M95320 Write Status Register (WRSR) The Write Status Register (WRSR) instruction al- lows new values to be written to the Status Regis- ter. Before it can be accepted, a Write Enable (WREN) instruction must previously have been ex- ecuted. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL) ...
Page 17
... Table 8. Address Range Bits Device Address Bits Note: b15 to b13 are Don’t Care on the 64 Kbit devices. b15 to b12 are Don’t Care on the 32 Kbit devices Instruction Status Register High Impedance MSB M95640, M95320 32 Kbit Devices A12- AI02282D 64 Kbit Devices A11-A0 17/42 ...
Page 18
... M95640, M95320 Read from Memory Array (READ) As shown in Figure 12., to send this instruction to the device, Chip Select (S) is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The ad- dress is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q) ...
Page 19
... Block Protect (BP1 and BP0) bits 16-Bit Address Table 8., the most significant address bits are Don’t Care. M95640, M95320 Data Byte AI01795D 19/42 ...
Page 20
... M95640, M95320 Figure 14. Page Write (WRITE) Sequence Instruction Data Byte Note: Depending on the memory size, as shown in 20/ 16-Bit Address Data Byte Table 8., the most significant address bits are Don’t Care Data Byte Data Byte AI01796D ...
Page 21
... INITIAL DELIVERY STATE The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0. M95640, M95320 21/42 ...
Page 22
... M95640, M95320 MAXIMUM RATING Stressing the device outside the ratings listed in Table 9. may cause permanent damage to the de- vice. These are stress ratings only, and operation of the device at these, or any other conditions out- side those indicated in the Operating sections of Table 9. Absolute Maximum Ratings ...
Page 23
... Symbol V Supply Voltage CC T Ambient Operating Temperature A Note: 1. This product is under development. For more information, please contact your nearest ST sales office. Table 13. Operating Conditions (M95320-S and M95640-S) Symbol V Supply Voltage CC T Ambient Operating Temperature A Note: 1. This product is under development. For more information, please contact your nearest ST sales office. ...
Page 24
... Figure 15. AC Measurement I/O Waveform Table 15. Capacitance Symbol Parameter C Output Capacitance (Q) OUT C Input Capacitance (D) IN Input Capacitance (other pins) Note: Sampled only, not 100% tested Table 16. DC Characteristics (M95320 and M95640, Device Grade 6) Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I Supply Current CC ...
Page 25
... Table 17. DC Characteristics (M95320 and M95640, Device Grade 3) Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I Supply Current CC Supply Current I CC1 (Standby) V Input Low Voltage IL V Input High Voltage IH 1 Output Low Voltage Output High Voltage V OH Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards. ...
Page 26
... Note: 1. Previous product version is identified by Process Identification letter ‘S’. 2. Current product version is identified by Process Identification letter ‘V’’. 3. New product version is identified by Process Identification letter ‘P’. 4. Preliminary data. Table 19. DC Characteristics (M95320-W and M95640-W, Device Grade 3) Symbol Parameter I ...
Page 27
... Table 20. DC Characteristics (M95320-R and M95640-R) Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I Supply Current CC I Supply Current (Standby) CC1 V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH Note: 1. This product is under qualification. For more information, please contact your nearest ST sales office. ...
Page 28
... M95640, M95320 Table 22. AC Characteristics (M95320 and M95640, Device Grade 6) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time ...
Page 29
... Table 23. AC Characteristics (M95320 and M95640, Device Grade 3) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL ...
Page 30
... M95640, M95320 Table 24. AC Characteristics (M95320-W and M95640-W, Device Grade 6) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time ...
Page 31
... Table 25. AC Characteristics (M95320-W and M95640-W, Device Grade 3) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL ...
Page 32
... M95640, M95320 Table 26. AC Characteristics (M95320-R and M95640-R) Test conditions specified in Symbol Alt Clock Frequency C SCK Active Setup Time SLCH CSS1 Not Active Setup Time SHCH CSS2 Deselect Time SHSL Active Hold Time CHSH CSH t S Not Active Hold Time CHSL ...
Page 33
... Value guaranteed by characterization, not 100% tested in production. 3. Preliminary data: this product is under qualification. For more information, please contact your nearest ST sales office. 4. New product version is identified by Process Identification letter ‘P’. Table 14. and Table 12. Parameter (max). C M95640, M95320 3,4 3,4 Unit Min. Max. D.C. 2 MHz ...
Page 34
... M95640, M95320 Figure 16. Serial Input Timing S tCHSL C tDVCH D High Impedance Q Figure 17. Hold Timing HOLD 34/42 tSLCH tCHSH tCHDX tCLCH MSB IN tHLCH tCLHL tHLQZ tSHSL tSHCH tCHCL LSB IN AI01447C tHHCH tCLHH tHHQV AI01448B ...
Page 35
... Figure 18. Output Timing S C tCLQV tCLQX tCLQX Q ADDR.LSB IN D tCH tCLQV tQLQH tQHQL M95640, M95320 tCL tSHQZ LSB OUT AI01449D 35/42 ...
Page 36
... M95640, M95320 PACKAGE MECHANICAL Figure 19. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline Note: Drawing is not to scale. Table 28. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data Symb. Typ 3.30 b 0.46 b2 1.52 c 0.25 D 9.27 E 7.87 E1 6. ...
Page 37
... M95640, M95320 h x 45˚ inches Typ. Min. 0.053 0.004 0.013 0.007 0.189 0.150 0.050 – 0.228 0.010 0.016 0° 8 Max. ...
Page 38
... M95640, M95320 Figure 21. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline A CP Note: Drawing is not to scale. Table 30. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data Symbol Typ 1.000 3.000 e 0.650 E 6.400 E1 4.400 L 0.600 L1 1.000 38/ Min. Max. 1.200 0.050 ...
Page 39
... D L3 ddd millimeters Min Max 0.50 0.60 0.00 0.05 0.20 0.30 1.55 1.65 0.05 0.15 0.25 – – 0.40 0.50 0.15 0.30 M95640, M95320 UFDFPN-01 inches Typ Min 0.022 0.020 0.024 0.000 0.002 0.010 0.008 0.012 0.079 0.061 0.065 0.002 0.118 ...
Page 40
... M95640, M95320 PART NUMBERING Table 32. Ordering Information Scheme Example: Device Type M95 = SPI serial access EEPROM 2 Device Function 640 = 64 Kbit (8192 x 8) 320 = 32 Kbit (4096 x 8) Operating Voltage blank = V = 4 2 1 1.65 to 5.5V CC Package BN = PDIP8 MN = SO8 (150 mil width) ...
Page 41
... I 28-Jan-2004 4.0 TSSOP8 connections added to DIP and SO connections M95320-S and M95640-S root part numbers (1.65 to 5.5V Supply) and related characteristics added. 20MHz Clock rate added.TSSOP14 package removed and MLP8 package added. Description of Product List summary table added. Absolute Maximum Ratings for V 24-May-2005 5 ...
Page 42
... M95640, M95320 Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...