AT32UC3C2512C-Z2ZT Atmel, AT32UC3C2512C-Z2ZT Datasheet - Page 28

• Manufacturer Part Number: AT32UC3C2512C-Z2ZT
• Description: Microcontrollers (MCU) 512KB FL,-40/125oC AUTO
• Manufacturer: Atmel

Specifications of AT32UC3C2512C-Z2ZT

• Lead Free Status / Rohs Status: Details

4.3.2
4.3.2.1
4.3.2.2
4.3.2.3
4.3.2.4
9166BS–AVR-02/11
AVR32A Microarchitecture Compliance
Interrupt Handling
Java Support
Floating Point Support
Memory Protection
Figure 4-2.
AVR32UC implements an AVR32A microarchitecture. The AVR32A microarchitecture is tar-
geted at cost-sensitive, lower-end applications like smaller microcontrollers. This
microarchitecture does not provide dedicated hardware registers for shadowing of register file
registers in interrupt contexts. Additionally, it does not provide hardware registers for the return
address registers and return status registers. Instead, all this information is stored on the system
stack. This saves chip area at the expense of slower interrupt handling.
Upon interrupt initiation, registers R8-R12 are automatically pushed to the system stack. These
registers are pushed regardless of the priority level of the pending interrupt. The return address
and status register are also automatically pushed to stack. The interrupt handler can therefore
use R8-R12 freely. Upon interrupt completion, the old R8-R12 registers and status register are
restored, and execution continues at the return address stored popped from stack.
The stack is also used to store the status register and return address for exceptions and scall.
Executing the rete or rets instruction at the completion of an exception or system call will pop
this status register and continue execution at the popped return address.
AVR32UC does not provide Java hardware acceleration.
A fused multiply-accumulate Floating Point Unit (FPU), performaing a multiply and accumulate
as a single operation with no intermediate rounding, therby increasing precision is provided. The
floating point hardware conforms to the requirements of the C standard, which is based on the
IEEE 754 floating point standard.
The MPU allows the user to check all memory accesses for privilege violations. If an access is
attempted to an illegal memory address, the access is aborted and an exception is taken. The
MPU in AVR32UC is specified in the AVR32UC Technical Reference manual.
Prefetch unit
IF
The AVR32UC Pipeline
Decode unit
ID
Regfile
Read
MUL
ALU
LS
Regfile
write
AT32UC3C
Multiply unit
Load-store
ALU unit
unit
28