ADC1113D125WO/DB,598 NXP Semiconductors, ADC1113D125WO/DB,598 Datasheet

no-image

ADC1113D125WO/DB,598

Manufacturer Part Number
ADC1113D125WO/DB,598
Description
BOARD EVALADC1113D125 WO/FPGA
Manufacturer
NXP Semiconductors
Series
-r

Specifications of ADC1113D125WO/DB,598

Number Of Adc's
2
Number Of Bits
11
Sampling Rate (per Second)
125M
Data Interface
Serial JESD204A
Input Range
1 ~ 2 Vpp
Power (typ) @ Conditions
690mW @ 125MSPS
Operating Temperature
-40°C ~ 85°C
Utilized Ic / Part
ADC1113D125
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-6893
Document
information
Info
Keywords
Abstract
Block Diagram
Main features
Content
PCB2115, Demonstration board, ADC, ADC1613D, ADC1413D, ADC1213D, ADC1113D, Altera, Xilinx,
Lattice,
This document describes how to use the demonstration board PCB2115 ( ADC1x13D board without
FPGA)
The I/Q Demodulator down converts an RF signal to IF frequency based on programmed LO
synthesizer frequency. The dual ADC performs IF baseband sampling, and transmits real digital data to
FPGA connector via the Jedec JESD204A interface. The Clock Generator provides clocks for entire
system, including ADC and FPGA. The SPI interface provides control and status of all programmable
elements. In standalone mode , the SPI bus is controlled by USB interface. In FPGA mode the SPI bus
is directly controlled by FPGA.
RF
• ADC sampling rate = 125Msps max.
• The ADC clock provided by either on board clock generator or by an external clock generator
• ADC input connected to either on board RF I/Q demodulator or to external IF inputs.
• Demodulation sampling rate controlled by either on board LO synthesizer or by an external clock.
• Maximum ADC analog input bandwidth will be 600MHz.
• Standalone mode :
• FPGA mode :
in
SPI_ctl
IF
IF
Synthe
clock
in1
in2
Quick Start
PCB2115 Demonstration Board
ADC1613D, ADC1413D, ADC1213D, ADC1113D series
Rev. 1 — 10th March 2010
Clock Gen
o
o
o
o
SPI_ctl
Demod
USB
ADC, ADC clock generator and Demodulator clock synthesizer are controlled by
PC application via SPI/USB interface
Single 6.5Vdc external power supply
ADC, ADC clock generator and Demodulator clock synthesizer are controlled by
FPGA via SPI interface
Power supply from 12Vdc FPGA host board
FPGA
clk
Ext clk
Gen clk
con
+
-
Q
+
+
-
I
-
USB<-> SPI
FT2232D
ADC clk
SPI_ctl
+
-
FPGA SPI
ADC1413D
+
-
ADC
USB SPI
ADC
FPGA SPI
FPGA
clk
SPI_ctl
+
+
-
-
+
-
+
-
12V DC in (FPGA)
6V5 DC in external
data
sync
data
FPGA clk
FPGA SPI
Connector
HSMC
1
2
Power Generator
Adaptation
Connector
board
EEPROM
I2C

Related parts for ADC1113D125WO/DB,598

ADC1113D125WO/DB,598 Summary of contents

Page 1

Quick Start PCB2115 Demonstration Board ADC1613D, ADC1413D, ADC1213D, ADC1113D series Rev. 1 — 10th March 2010 Document information Info Content Keywords PCB2115, Demonstration board, ADC, ADC1613D, ADC1413D, ADC1213D, ADC1113D, Altera, Xilinx, Lattice, Abstract This document describes how to use the ...

Page 2

Quick start 1.1 Setup overview The following figure presents the connections of the ADC1x13D_Altera board. Altera Host board Analog input A Fig 1. ADC1x13D_Altera setup power input Clock in Analog input B Manual reset USB connector: PC application LO ...

Page 3

FPGA Board interface The PCB2115 board includes an HSMC connector in order to connect it to the Altera evaluation board. In order to connect to the Xilinx evaluation board, the board adaptator reference HSDC_ACC02/DB reference need to be used. ...

Page 4

Board configuration The ADC1x13D_Altera board could be used in several configurations: • SPI bus could be controlled by FPGA (=host board USB interface (=PC application) • The board could be power by host board or by external ...

Page 5

SPI bus master configuration The ADC, the ADC clock generator and the Demodulator clock synthesizer are programmable using SPI interface. The SPI master could either the FPGA from the host board or the PC application (USB ). Selection between ...

Page 6

Power supply configuration The board could be powered by either the host board external power supply. Selection between these 2 modes is done as indicated bellow: Host board power supply External Power supply (default configuration) External ...

Page 7

FPGA clock configuration The FPGA could used the on board clock generator as reference clock or could used an external clock. Selection between these 2 modes is done as indicated bellow: Internal clock generator External clock generator (default configuration) ...

Page 8

ADC clock configuration The ADC could used the on board clock generator or an external clock as sampling clock. Selection between these 2 modes is done as indicated bellow: Internal clock generator Legend : Part mounted on PCB = ...

Page 9

ADC input configuration The ADC input could be connected to the on board demodulator external source. Selection between these 2 modes is done as indicated bellow: ADC input = Internal demodulator Legend : Part mounted on ...

Page 10

SPI quick start 2.1 Install • Step 1 Connect the device to a USB port on your PC. Windows ‘Found New Hardware Wizard’ will be launched. Select ‘No, not this time’ from the options available and then click ‘Next’ ...

Page 11

Step 3 Select ‘Search for the best driver in these locations’ and enter the file path of the folder ‘driver_2xx’ in the combo-box (‘C:\driver_2xx’ in the example below) or browse clicking the browse button. Once the ...

Page 12

Step 5 The Found New Hardware Wizard will continue by installing the USB Serial Converter driver for the second port of the device. The procedure for installing the second port is identical to that for installing the first port ...

Page 13

Fill the Input Frequency and Clock Frequency fields with the wanted operating points. Click on ADC button to choose between internal ADC capture or FPGA capture Click on Load DATA to get the FFT and the ADC performances ...

Page 14

Overview of the user interface : Load Data to start capturing Select « latest MRA » button must be green Check input level here Select - Input signal frequency - ADC sampling frequency Select « use coherence » when clock ...

Page 15

...

Related keywords