PSD303B-70M STMicroelectronics, PSD303B-70M Datasheet - Page 10

• Manufacturer Part Number: PSD303B-70M
• Description: MCU 8BIT PROGRM 70NS 44-PQFP
• Manufacturer: STMicroelectronics

Specifications of PSD303B-70M

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 44-MQFP, 44-PQFP
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7.0
ZPSD
Background
(cont.)
Figure 2. ZPSD Power Operation vs. Discrete Implementation
Integrated Power Management
Upon each address or logic input change to the ZPSD, the device powers up from low
power standby for a short time. Then the ZPSD consumes only the necessary power to
deliver new logic or memory data to its outputs as a response to the input change. After the
new outputs are stable, the ZPSD latches them and automatically reverts back to standby
mode. The I
and is only a few microamperes.
The ZPSD automatically reduces its DC current drain to these low levels and does not
require controlling by the CSI (Chip Select Input). Disabling the CSI pin unconditionally
forces the ZPSD to standby mode independent of other input transitions.
The only significant power consumption in the ZPSD occurs during AC operation.
The ZPSD contains the first architecture to apply zero power techniques to memory and
logic blocks.
Figure 2 compares ZPSD zero power operation to the operation of a discrete solution.
A standard microcontroller (MCU) bus cycle usually starts with an ALE (or AS) pulse and
the generation of an address. The ZPSD detects the address transition and powers up for a
short time. The ZPSD then latches the outputs of the PAD, EPROM and SRAM to the new
values. After finishing these operations, the ZPSD shuts off its internal power, entering
standby mode. The time taken for the entire cycle is less than the ZPSD’s “access time.”
The ZPSD will stay in standby mode while its inputs are not changing between bus cycles.
In an alternate system implementation using discrete EPROM, SRAM, and other discrete
components, the system will consume operating power during the entire bus cycle. This
is because the chip select inputs on the memory devices are usually active throughout
the entire cycle. The AC power consumption of the ZPSD may be calculated using the
composite frequency of the MCU address and control signals, as well as any other logic
inputs to the ZPSD.
I
ADDRESS
CC
ALE
DISCRETE EPROM, SRAM & LOGIC
CC
current flowing during standby mode and during DC operation is identical
ZPSD
ACCESS
EPROM
TM
Operation
TIME
ZPSD
ACCESS
SRAM
ZPSD
PSD3XX Family
ACCESS
EPROM
7