AD9895KBCRL Analog Devices Inc, AD9895KBCRL Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD9895KBCRL
Manufacturer Part Number
AD9895KBCRL
Description
IC CCD SIGNAL PROC/GEN 64-CSPBGA
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 12-Bitr
Datasheet
1.AD9895KBCZRL.pdf
(58 pages)
Specifications of AD9895KBCRL
Rohs Status
RoHS non-compliant
Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Mounting Type
Surface Mount
Package / Case
64-CSPBGA
Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Sample Rate
30MSPS
Operating Supply Voltage (min)
2.7/3V
Resolution
12b
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-20C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Package Type
CSPBGA
Number Of Channels
1
Current - Supply
-
Lead Free Status / RoHS Status
Not Compliant
AD9891/AD9895
Pin
A1
B1
C1
C2
D1
D2
E2
E1
F2
F1
G2
G1
H2
H1
J2
J1
K2
K1
K3
K4
J3
J4
K5
J5
K6
J6
K7
J7
K8
J8
Mnemonic Type
VD
HD
SYNC
LD/FD
DCLK
CLPOB/
PBLK
DO
D1
D2/SDO
D3
D4
D5
D6
D7
D8
D9
D10
D11
DRVDD
DRVSS
VSUB
SUBCK
V1
V2
V3
V4
VSG1/V5
VSG2/V6
VSG3/V7
VSG4/V8
DO
DO
DI
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
P
P
DO
DO
DO
DO
DO
DO
DO
DO
DO
DO
2
Data Clock Output
Description
Vertical Sync Pulse
(Input for Slave Mode,
Output for Master Mode)
Horizontal Sync Pulse
(Input for Slave Mode,
Output for Master Mode)
External System Sync Input
Line or Field Designator
Output
CLPOB or PBLK Output
Data Output (LSB)
Data Output
Data Output
(also Serial Data Output
Data Output
Data Output
Data Output
Data Output
Data Output
Data Output
Data Output
Data Output
Data Output (MSB)
Data Output Driver Supply
Data Output Driver Ground
CCD Substrate Bias
CCD Substrate Clock
(E-Shutter)
CCD Vertical Transfer Clock 1
CCD Vertical Transfer Clock 2
CCD Vertical Transfer Clock 3
CCD Vertical Transfer Clock 4
CCD Sensor Gate Pulse 1
(also V5
CCD Sensor Gate Pulse 2
(also V6
CCD Sensor Gate Pulse 3
(also V7
CCD Sensor Gate Pulse 4
(also V8
4
4
4
4
)
)
)
)
PIN FUNCTION DESCRIPTIONS
AD9895 PIN CONFIGURATION
INDEX AREA
A1 CORNER
3
)
1 2 3 4 5 6 7
(Not to Scale)
AD9895
–8–
VIEW
TOP
Pin
K9
J9
K10
J10
H10
H9
G10
G9
F10
F9
E10
E9
D9
D10
C10
B10
C9
A10
B9
A9
B8
A8
A7
B7
B6
A6
A5
B5
A4
B4
A3
B3
B2
A2
NOTES
1
2
3
4
See Figure 50 for circuit configuration.
AI = Analog Input, AO = Analog Output, DI = Digital Input,
In Register Readback Mode
In Frame Transfer CCD Mode
DO = Digital Output, DIO = Digital Input/Output, P = Power.
8
9 10
Mnemonic Type
VSG5
VSG6
VSG7
VSG8
H1
H2
HVDD
HVSS
H3
H4
RGVDD
RGVSS
RG
CLO
CLI
TCVDD
TCVSS
AVDD1
AVSS1
BYP1
BYP2
CCDIN
BYP3
AVDD2
AVSS2
REFB
REFT
SL
SDI
SCK
MSHUT
STROBE
DVSS
DVDD
A
B
C
D
E
F
G
H
J
K
1
DO
DO
DO
DO
DO
DO
P
P
DO
DO
P
P
DO
DO
DI
P
P
P
P
AO
AO
AI
AO
P
P
AO
AO
DI
DI
DI
DO
DO
P
P
2
RG Driver Supply
RG Driver Ground
Analog Supply for Timing Core
Analog Supply for AFE
Analog Ground for AFE
Analog Circuit Bypass
Analog Circuit Bypass
CCD Signal Input
Analog Circuit Bypass
Analog Ground for AFE
Strobe Pulse
Description
CCD Sensor Gate Pulse 5
CCD Sensor Gate Pulse 6
CCD Sensor Gate Pulse 7
CCD Sensor Gate Pulse 8
CCD Horizontal Clock 1
CCD Horizontal Clock 2
H1–H4 Driver Supply
H1–H4 Driver Ground
CCD Horizontal Clock 3
CCD Horizontal Clock 4
CCD Reset Gate Clock
Reference Clock Output for
Crystal
Reference Clock Input
Analog Ground for Timing
Core
Analog Supply for AFE
Voltage Reference Bottom
Bypass
Voltage Reference Top Bypass
3-Wire Serial Load Pulse
3-Wire Serial Data Input
3-Wire Serial Clock
Mechanical Shutter Pulse
Digital Ground
Digital Supply for VSG,
V1–V4, HD, VD, MSHUT,
STROBE, and Serial Interface
REV. A