6ED003L06FXT Infineon Technologies, 6ED003L06FXT Datasheet
6ED003L06FXT
Specifications of 6ED003L06FXT
Related parts for 6ED003L06FXT
6ED003L06FXT Summary of contents
Page 1
...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system ...
Page 3
Table of Contents: 1 Overview ........................................................................................................................................4 1.1 Features ........................................................................................................................................ 4 1.2 Description ................................................................................................................................... 4 2 Pin Configuration and Description..............................................................................................5 2.1 Description ................................................................................................................................... 5 2.1.1 /HIN1,2,3 and /LIN1,2,3 (Low side and high side control pins, Pin ...
Page 4
Overview 1.1 Features • Thin-film-SOI-technology • Insensitivity of the bridge output to negative transient voltages up to -50V given by SOI-technology • Maximum blocking voltage +600V • Power supply of the high side drivers via boot strap • Separate ...
Page 5
Pin Configuration and Description Figure 2: Pin Configuration of 6ED003L06-F Table 1: Pin Description Symbol Description VCC Low side power supply VSS Logic ground /HIN1,2,3 High side logic input (negative logic) /LIN1,2,3 Low side logic input (negative logic) /FAULT ...
Page 6
The schmitt-trigger input threshold of them are such to guarantee LSTTL and CMOS compatibility down to 3.3V controller outputs. ≈ 50 Ω Figure 3: Input pin structure An internal pull-up resistor of about 75 kΩ is pre- biases the ...
Page 7
The IC shuts down all the gate drivers power outputs, when the VCC supply voltage is below V = 10.4 V. This prevents the external power CCUV- switches from critically low gate voltage levels during on-state and therefore from excessive ...
Page 8
INPUT NOISE HIN1 FILTER INPUT NOISE LIN1 FILTER INPUT NOISE HIN2 FILTER INPUT NOISE LIN2 FILTER INPUT NOISE HIN3 FILTER INPUT NOISE LIN3 FILTER INPUT NOISE EN FILTER INPUT NOISE ITRIP FILTER VDD2 IRCIN RCIN FAULT >1 Figure 6: Block ...
Page 9
Electrical parameters 3.1 Absolute Maximum Ratings All voltages are absolute voltages referenced to V Symbol V High side offset voltage(Note 1) S High side offset voltage (t V High side offset voltage(Note 1) B High side offset voltage (t ...
Page 10
Required Operation Conditions All voltages are absolute voltages referenced to V Symbol V High side offset voltage (Note Low side supply voltage (V CCOM Note 1 : Logic operational for ...
Page 11
Static Logic function Table VCC VBS RCIN < CCUV- 15V <V X BSUV- < 3.3V ↓ 15V 15V 15V 15V X 15V 15V > 5.8V 15V 15V > 5.8V 3.5 Static Parameters 15V ...
Page 12
Symbol Definition I Quiescent V supply current (VB only) QBS1 BS I Quiescent V supply current (VB only) QBS2 BS I Quiescent V supply current (VCC only) QCC1 CC I Quiescent V supply current (VCC only) QCC2 CC I Quiescent ...
Page 13
Dynamic Parameters =15V COM Symbol Definition t Turn-on propagation delay on t Turn-off propagation delay off t Turn-on rise time (CL=1nF Turn-off fall time (CL=1nF) ...
Page 14
Timing Diagrams LIN HIN HO b) HIN HO c) HIN HO Figure 7: Timing of short pulse suppression Figure 8: Timing of internal deadtime Datasheet t FILIN HIN on LIN high FILIN2 t ...
Page 15
Figure 9: Enable delay time definition Figure 10: Input to output propagation delay times and switching times definition Figure 11: Operating Areas Datasheet Integrated 3 Phase Gate Driver 15 6ED003L06-F Rev. 2, Dec 2008 ...
Page 16
Figure 12: ITRIP-timing Datasheet Integrated 3 Phase Gate Driver 16 6ED003L06-F Rev. 2, Dec 2008 ...
Page 17
Package 5.1 Package Drawing 1.27 +0.15 2) 0.35 0.2 28x 18.1 -0.4 Index Marking 1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion of ...
Page 18
Reference PCB for thermal resistance Figure 13: PCB Reference layout 80.0 × 80.0 × 1.5 mm³ Dimensions Material FR4 Metal (Copper) 70µm Datasheet Integrated 3 Phase Gate Driver λ [W/m⋅K] therm 0.3 388 18 6ED003L06-F Rev. 2, Dec 2008 ...