ADV7343BSTZ Analog Devices Inc, ADV7343BSTZ Datasheet - Page 44

IC ENCODER VIDEO W/DAC 64-LQFP

ADV7343BSTZ

Manufacturer Part Number
ADV7343BSTZ
Description
IC ENCODER VIDEO W/DAC 64-LQFP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7343BSTZ

Applications
DVD, Blu-Ray
Voltage - Supply, Analog
3.3V
Voltage - Supply, Digital
1.8V
Mounting Type
Surface Mount
Package / Case
64-LQFP
Supply Voltage Range
1.71V To 1.89V
Operating Temperature Range
-40°C To +85°C
Tv / Video Case Style
LQFP
No. Of Pins
64
Svhc
No SVHC (18-Jun-2010)
Operating Temperature Max
85°C
Operating
RoHS Compliant
Input Format
Digital
Output Format
Analogue
Dac Resolution
11bit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7343BSTZ
Manufacturer:
ADI
Quantity:
301
Part Number:
ADV7343BSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7343BSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7343BSTZ-3
Manufacturer:
ADI
Quantity:
246
Company:
Part Number:
ADV7343BSTZ-3
Quantity:
626
Company:
Part Number:
ADV7343BSTZ-3
Quantity:
320
ADV7342/ADV7343
SR7 to
SR0
0xBB
1
2
Table 33. Register 0xBD to Register 0xC8
SR7 to
SR0
0xBD
0xBE
0xBF
0xC0
0xC1
0xC2
0xC3
0xC4
0xC5
0xC6
0xC7
0xC8
1
Table 34. Register 0xC9 to Register 0xCE
SR7 to
SR0
0xC9
0xCA
0xCB
0xCC
0xCD
0xCE
x = Logic 0 or Logic 1.
See the HD Interlace External P_HSYNC and P_VSYNC Considerations section for information about the first encoder revision.
x = Logic 0 or Logic 1.
Register
SD CSC Matrix 1
SD CSC Matrix 2
SD CSC Matrix 3
SD CSC Matrix 4
SD CSC Matrix 5
SD CSC Matrix 6
SD CSC Matrix 7
SD CSC Matrix 8
SD CSC Matrix 9
SD CSC Matrix 10
SD CSC Matrix 11
SD CSC Matrix 12
Register
Field count
Register
Teletext control
Teletext request
control
TTX Line Enable 0
TTX Line Enable 1
TTX Line Enable 2
TTX Line Enable 3
Bit Description
Teletext enable
Teletext request mode
Teletext input pin
select
Reserved
Teletext request falling
edge position control
Teletext request rising
edge position control
Teletext on odd fields
Teletext on odd fields
Teletext on even fields
Teletext on even fields
Bit Description
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
SD CSC matrix coefficient
Bit Description
Field count
Reserved
Encoder version code
7
0
0
0
1
1
22
14
22
14
Rev. A | Page 44 of 104
6
0
0
0
1
1
21
13
21
13
5
0
0
0
1
1
20
12
20
12
7
x
x
x
x
x
x
x
x
x
x
x
x
7
0
0
Bit Number
4
0
0
1
0
1
19
11
19
11
6
x
x
x
x
x
x
x
x
x
x
x
x
6
0
1
5
x
x
x
x
x
x
x
x
x
x
x
x
3
0
0
1
1
0
0
1
1
18
10
18
10
Bit Number
5
0
Bit Number
4
x
x
x
x
x
x
x
x
x
x
x
x
2
0
1
0
1
0
0
1
1
17
9
17
9
4
0
3
x
x
x
x
x
x
x
x
x
x
x
x
1
0
1
0
0
1
1
16
8
16
8
1
3
0
2
x
x
x
x
x
x
x
x
x
x
x
x
1
0
0
1
0
1
0
1
15
7
15
7
2
x
1
x
x
x
x
x
x
x
x
x
x
x
x
1
x
Register Setting
Disabled.
Enabled.
Line request signal.
Bit request signal.
S_VSYNC
P_VSYNC
C0
Reserved
Reserved
0 clock cycles.
One clock cycle.
14 clock cycles.
15 clock cycles.
0 clock cycles.
One clock cycle.
14 clock cycles.
15 clock cycles.
Setting any of these bits
to 1 enables teletext on
the line number indicated
by the bit settings.
0
x
x
x
x
x
x
x
x
x
x
x
x
0
x
Register Setting
Bits [7:0] for a1
Bits [7:0] for a2
Bits [7:0] for a3
Bits [7:0] for a4
Bits [7:0] for b1
Bits [7:0] for b2
Bits [7:0] for b3
Bits [7:0] for b4
Bits [7:0] for c1
Bits [7:0] for c2
Bits [7:0] for c3
Bits [7:0] for c4
Register
Setting
Read only
Reserved
Read only; first
encoder version
Read only; second
encoder version
2
Reset
Value
0x00
0x00
0x00
0x00
0x00
0x00
Reset
Value
0x0X
Reset
Value
0x42
0x81
0x19
0x10
0x70
0x5E
0x12
0x80
0x26
0x4A
0x70
0x80

Related parts for ADV7343BSTZ