ADV7391BCPZ Analog Devices Inc, ADV7391BCPZ Datasheet - Page 3
![IC ENCODER VIDEO W/DAC 32-LFCSP](/photos/6/49/64957/505-32-lfcsp_sml.jpg)
ADV7391BCPZ
Manufacturer Part Number
ADV7391BCPZ
Description
IC ENCODER VIDEO W/DAC 32-LFCSP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet
1.ADV7393BCPZ.pdf
(108 pages)
Specifications of ADV7391BCPZ
Applications
Set-Top Boxes, Video Players, Displays
Voltage - Supply, Analog
2.6 V ~ 3.46 V
Voltage - Supply, Digital
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Package / Case
32-LFCSP
Supply Voltage Range
1.71V To 1.89V
Operating Temperature Range
-40°C To +85°C
Tv / Video Case Style
LFCSP
No. Of Pins
32
Svhc
No SVHC (18-Jun-2010)
Operating Temperature Max
85°C
Operating
RoHS Compliant
Input Format
Digital
Output Format
Analogue
Dac Resolution
10bit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADV7391EBZ - BOARD EVAL FOR ADV7391 ENCODER
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV7391BCPZ
Manufacturer:
CIRRUS
Quantity:
7 400
Company:
Part Number:
ADV7391BCPZ
Manufacturer:
ADI
Quantity:
302
Part Number:
ADV7391BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADV7391BCPZ-3
Manufacturer:
AD
Quantity:
1 831
Company:
Part Number:
ADV7391BCPZ-REEL
Manufacturer:
HIT
Quantity:
530
Part Number:
ADV7391BCPZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Copy Generation Management System ........................................ 74
SD Wide Screen Signaling .............................................................. 77
SD Closed Captioning .................................................................... 78
Internal Test Pattern Generation ................................................... 79
SD Timing ........................................................................................ 80
HD Timing ....................................................................................... 85
Video Output Levels ....................................................................... 86
REVISION HISTORY
7/10—Rev. A to Rev. B
Changes to Features Section ............................................................ 1
Change to Applications Section ...................................................... 5
Changes to General Description ..................................................... 5
Added Table 2, Renumbered Subsequent Tables .......................... 5
Added Figure 2, Renumbered Subsequent Figures ....................... 6
Changes to Full-Drive Output Current Parameter, Table 5 ......... 7
Changes to Table 14 ........................................................................ 18
Added Figure 20 .............................................................................. 19
Changes to Table 15 ........................................................................ 19
Changes to ADV7390/ADV7391 Input Configuration
Section .............................................................................................. 45
Added Additional Layout Considerations for the WLCSP
Package Section ............................................................................... 71
Added Figure 97 .............................................................................. 73
Changes to Configuration Scripts Section ................................... 92
Changes to Subaddress 0x00, Table 66 ......................................... 93
Changes to Subaddress 0x00, Table 80 ......................................... 95
Changes to Subaddress 0x00, Table 83 ......................................... 95
Changes to Subaddress 0x00, Table 97 ......................................... 98
Updated Outline Dimensions, Added Figure 150 ....................106
Changes to Ordering Guide .........................................................106
3/09—Rev. 0 to Rev. A
Changes to Features Section ............................................................ 1
Deleted Detailed Features Section, Changes to Table 1 ............... 4
Changes to Figure 1, Added Figure 2 ............................................. 5
Changes to Table 2, Input Clock Specifications Section, and
Analog Output Specifications Section ............................................ 6
Changes to Digital Input/Output Specifications—3.3 V Section
and Table 5 ......................................................................................... 7
Added Digital Input/Output Specifications—1.8 V Section and
Table 6 ................................................................................................. 7
Changes to MPU Port Timing Specifications Section,
Default Conditions ............................................................................ 7
SD CGMS ..................................................................................... 74
ED CGMS..................................................................................... 74
HD CGMS .................................................................................... 74
CGMS CRC Functionality ......................................................... 74
SD Test Patterns ........................................................................... 79
ED/HD Test Patterns .................................................................. 79
Rev. B | Page 3 of 108
Video Standards .............................................................................. 90
Configuration Scripts ..................................................................... 92
ADV739x Evaluation Board ........................................................ 104
Outline Dimensions ...................................................................... 105
Changes to Digital Timing Specifications—3.3 V Section and
Table 8 ................................................................................................. 8
Added Digital Timing Specifications—1.8 V Section and
Table 9 ................................................................................................. 9
Added Video Performance Specifications Section, Default
Conditions ........................................................................................ 10
Added Power Specifications Section, Default Conditions......... 10
Changes to Table 11 ........................................................................ 10
Changes to Figure 16 ...................................................................... 16
Changes to Table 12 ........................................................................ 17
Changes to Table 14, Pin 19 and Pin 1 Descriptions .................. 18
Changes to MPU Port Description Section ................................. 25
Changes to I
Added Table 15 ................................................................................ 25
Changes to Table 17 ........................................................................ 28
Changes to Table 19, 0x30 Bit Description .................................. 30
Changes to Table 27 ........................................................................ 37
Changes to Table 29, 0x8B Bit Description ................................. 39
Changes to Table 30 ........................................................................ 40
Changes to Table 31 ........................................................................ 41
Added Table 32 ................................................................................ 42
Renamed Features Section to Design Features Section ............. 48
Changes to ED/HD Nonstandard Timing Mode Section .......... 48
Added the HD Interlace External HSYNC and VSYNC
Considerations Section ................................................................... 49
Changes to SD Subcarrier Frequency Lock, Subcarrier Reset,
and Timing Reset Section .............................................................. 49
Changes to Subaddress 0x8C to Subaddress 0x8F Section ........ 51
Changes to Programming the F
Changes to Subaddress 0x82, Bit 4 Section ................................. 51
Added SD Manual CSC Matrix Adjust Feature Section ............ 54
Added Table 47 ................................................................................ 55
Changes to Subaddress 0x9C to Subaddress 0x9F Section ........ 56
SD YPrPb Output Levels—SMPTE/EBU N10 ........................ 86
ED/HD YPrPb Output Levels ................................................... 87
SD/ED/HD RGB Output Levels ................................................ 88
SD Output Plots .......................................................................... 89
Standard Definition .................................................................... 92
Enhanced Definition .................................................................. 99
High Definition ......................................................................... 101
Ordering Guide ......................................................................... 106
Automotive Products ................................................................ 106
ADV7390/ADV7391/ADV7392/ADV7393
2
C Operation Section ................................................ 25
SC
Section ................................... 51