SFPA8192Q1BO2TO-I-QT-223-STD Swissbit NA Inc, SFPA8192Q1BO2TO-I-QT-223-STD Datasheet - Page 22

• Manufacturer Part Number: SFPA8192Q1BO2TO-I-QT-223-STD
• Description: FLASH SSD SMART UDMA 2.5" 8GB
• Manufacturer: Swissbit NA Inc
• Series: P-120r

Specifications of SFPA8192Q1BO2TO-I-QT-223-STD

• Memory Size: 8GB
• Memory Type: FLASH
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 1052-1025

Figure 5: Ultra DMA Data-In Burst Host Pause Timing
Notes:
6.3.2.4.4 Device Terminating an Ultra DMA Data-In Burst
The device terminates an Ultra DMA Data-In burst by following the steps lettered below. The timing diagram
is shown in Figure 6: Ultra DMA Data-In Burst Device Termination Timing. The timing parameters are
specified in Table 22: Ultra DMA Data Burst Timing Requirements and are described in Table 23: Ultra DMA
Data Burst Timing Descriptions.
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Switzerland
e) The host shall resume an Ultra DMA burst by asserting -HDMARDY.
1.
2.
a) The device shall not pause an Ultra DMA burst until at least one data word of an Ultra
b) The device shall pause an Ultra DMA burst by not generating DSTROBE edges.
c)
d) The device shall resume an Ultra DMA burst by generating a DSTROBE edge.
The host may assert STOP to request termination of the Ultra DMA burst no sooner than tRP after -HDMARDY
is negated.
After negating -HDMARDY, the host may receive zero, one, two, or three more data words from the device.
NOTE - The host shall not immediately assert STOP to initiate Ultra DMA burst termination when the
device stops generating STROBE edges. If the device does not negate DMARQ, in order to initiate
ULTRA DMA burst termination, the host shall negate
Swissbit reserves the right to change products or specifications without notice.
[e-mail]
www.swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page
Revision: 1.00
22 of 76