LFEC6E-5FN484C Lattice, LFEC6E-5FN484C Datasheet - Page 69

no-image

LFEC6E-5FN484C

Manufacturer Part Number
LFEC6E-5FN484C
Description
FPGA - Field Programmable Gate Array 6.1 LUT 224 I/O
Manufacturer
Lattice
Datasheet

Specifications of LFEC6E-5FN484C

Number Of Gates
6100
Number Of Logic Blocks
768
Number Of Macrocells
6100
Maximum Operating Frequency
420 MHz
Number Of Programmable I/os
224
Data Ram Size
94208
Delay Time
5 ns
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Package / Case
FPBGA-484
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFEC6E-5FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin
P[Edge] [n-4]
P[Edge] [n-3]
P[Edge] [n-2]
P[Edge] [n-1]
P[Edge] [n]
P[Edge] [n+1]
P[Edge] [n+2]
P[Edge] [n+3]
Notes:
1. “n” is a Row/Column PIC number
2. The DDR interface is designed for memories that support one DQS strobe per eight bits of
3. PIC numbering definitions are provided in the “Signal Names” column of the Signal Descrip-
data. In some packages, all the potential DDR data (DQ) pins may not be available.
tions table.
PICs Associated
with DQS Strobe
PIO Within PIC
4-3
A
B
A
B
A
B
A
B
A
B
A
B
A
B
A
B
LatticeECP/EC Family Data Sheet
DDR Strobe (DQS) and
Data (DQ) Pins
[Edge]DQSn
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
Pinout Information

Related parts for LFEC6E-5FN484C