M25PX64-VMF6P NUMONYX, M25PX64-VMF6P Datasheet - Page 33

• Manufacturer Part Number: M25PX64-VMF6P
• Description: 64MB NOR FLASH
• Manufacturer: NUMONYX

6.4.4
6.4.5
Top/bottom bit
The top/bottom (TB) bit is non-volatile. It can be set and reset with the write status register
(WRSR) instruction provided that the write enable (WREN) instruction has been issued. The
top/bottom (TB) bit is used in conjunction with the block protect (BP0, BP1, BP2) bits to
determine if the protected area defined by the block protect bits starts from the top or the
bottom of the memory array:
The top/bottom bit cannot be written when the SRWD bit is set to ‘1’ and the W pin is driven
Low.
SRWD bit
The status register write disable (SRWD) bit is operated in conjunction with the write protect
(W/V
signal allow the device to be put in the hardware protected mode (when the status register
write disable (SRWD) bit is set to ‘1’, and write protect (W/V
the non-volatile bits of the status register (SRWD, BP2, BP1, BP0) become read-only bits
and the write status register (WRSR) instruction is no longer accepted for execution.
Figure 12. Read status register (RDSR) instruction sequence and data-out sequence
S
C
DQ0
DQ1
When top/bottom bit is reset to ‘0’ (default value), the area protected by the block
protect bits starts from the top of the memory array (see
When top/bottom bit is set to ‘1’, the area protected by the block protect bits starts from
the bottom of the memory array (see
PP
) signal. The status register write disable (SRWD) bit and the write protect (W/V
0
High Impedance
1
2
Instruction
3
4
5
6
7
MSB
7
8
6
9 10 11 12 13 14 15
Status register out
Table 3: Protected area
5
4
3
2
1
0
MSB
PP
7
Table 3: Protected area
) is driven Low). In this mode,
6
Status register out
5
sizes).
4
3
2
1
0
7
AI13734
sizes)
33/70
PP
)