TLE7269G Infineon Technologies, TLE7269G Datasheet - Page 7

no-image

TLE7269G

Manufacturer Part Number
TLE7269G
Description
IC TRANSCEIVER LIN DSO-14
Manufacturer
Infineon Technologies
Type
Transceiverr
Datasheet

Specifications of TLE7269G

Number Of Drivers/receivers
2/2
Protocol
LIN
Voltage - Supply
7 V ~ 27 V
Mounting Type
Surface Mount
Package / Case
DSO-14
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SP000104277
TLE7269G
TLE7269GTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TLE7269G
Manufacturer:
INFINEON
Quantity:
1 000
Part Number:
TLE7269G
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TLE7269G
Quantity:
4 800
Company:
Part Number:
TLE7269G
Quantity:
2 500
4
The LIN Bus is a single wire, bi-directional bus, used for in-vehicle networks. The LIN Transceiver TLE7269G is
the interface between the microcontroller and the physical LIN Bus (see
values of the microcontroller are driven to the LIN bus via the TxD inputs of the TLE7269G. The transmit data
stream on the TxD input is converted to a LIN bus signal with optimized slew rate to minimize the EME level of the
LIN network. The RxD outputs read back the information from the LIN bus to the microcontroller. The receiver has
an integrated filter network to suppress noise on the LIN Bus and to increase the EMI (Electro Magnetic Immunity)
level of the transceiver.
Two logical states are possible on the LIN bus according to the LIN Specification 2.1 (see
In dominant state, the voltage on the LIN bus is set to the GND level. In recessive state, the voltage on the LIN
bus is set to the supply voltage
generates a dominant level on the BUS1, BUS2 LIN interface pins. The RxD1, RxD2 outputs read back the signal
on the LIN bus and indicate a dominant signal on the LIN bus with a logical “Low” to the microcontroller. Setting
the TXD1, TxD2 pins to “High” the transceiver TLE7269G sets the BUS1, BUS2 LIN interface pins to recessive
level, at the same time the recessive level on the LIN bus is indicated by a logical “High” on the RxD1, RxD2
outputs.
Every LIN network consists of a master node and one or more slave nodes. To configure the TLE7269G for master
node applications, a resistor in the range of 1 kΩ and a reverse diode must be connected between the LIN bus
and the power supply
Both integrated transceivers can operate independent from each other and several operation modes and Wake-
Up functions are implemented. The bus Wake-Up function of the transceiver 2 can be turned off via the W2O pin.
Figure 3
Data Sheet
Functional Description
LIN bus signals
TxD1
TxD2
BUS1
BUS2
RxD1
RxD2
V
V
V
V
IO
IO
S
S
or between the LIN bus and INH pin of the TLE7269G (see
Recessive
Recessive
Recessive
V
S
. By setting the TxD1, TxD2 inputs of the TLE7269G to “Low” the transceiver
Dominant
Dominant
7
Dominant
Figure 17
Recessive
Recessive
Recessive
and
Figure 17
Functional Description
Figure
Figure
Rev. 1.2, 2007-11-13
t
and
t
t
18). The logical
3):
TLE7269G
Figure
18).

Related parts for TLE7269G