PEB3086FV14XT Lantiq, PEB3086FV14XT Datasheet - Page 234
![](/photos/31/31/313130/64pin_tqfp_sml.jpg)
PEB3086FV14XT
Manufacturer Part Number
PEB3086FV14XT
Description
Manufacturer
Lantiq
Datasheet
1.PEB3086FV14XT.pdf
(262 pages)
Specifications of PEB3086FV14XT
Control Interface
HDLC
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 234 of 262
- Download datasheet (4Mb)
ISAC-SX
PEB 3086
Electrical Characteristics
5.6
IOM-2 Interface Timing
Data is transmitted with the rising edge of DCL and sampled with its falling edge. Below
figure shows double clock mode timing (the length of a timeslot is 2 DCL cycles),
however, the timing parameters are valid both in single and double clock mode. For the
direction of DU,DD (input or output) please refer to
Chapter
3.4.
Figure 84
IOM-2 Timing (TE mode)
Data Sheet
234
2003-01-30
Related parts for PEB3086FV14XT
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PEB22811H-V13X](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
![ADM6996L-AA-T-1](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
![PEF22810T-V21TR](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet: