A40MX04-PQ100M Actel, A40MX04-PQ100M Datasheet - Page 70
A40MX04-PQ100M
Manufacturer Part Number
A40MX04-PQ100M
Description
83MHZ/139MHZ 0.45UM TECHNOLOGY 3.3V/5V
Manufacturer
Actel
Datasheet
1.A40MX04-PQ100M.pdf
(123 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A40MX04-PQ100M
Manufacturer:
ACTEL
Quantity:
31
- Current page: 70 of 123
- Download datasheet (909Kb)
Table 36 •
1 -6 4
Parameter Description
TTL Output Module Timing
t
t
t
t
t
t
t
t
t
t
t
t
d
d
Notes:
1. For dual-module macros, use t
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/
5. Delays based on 35 pF loading.
DLH
DHL
ENZH
ENZL
ENHZ
ENLZ
GLH
GHL
LSU
LH
LCO
ACO
TLH
THL
40MX and 42MX FPGA Families
device performance. Post-route timing analysis or simulation is required to determine actual performance.
obtained from the Timer utility.
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Continued)
(Worst-Case Commercial Conditions, V
Data-to-Pad HIGH
Data-to-Pad LOW
Enable Pad Z to HIGH
Enable Pad Z to LOW
Enable Pad HIGH to Z
Enable Pad LOW to Z
G-to-Pad HIGH
G-to-Pad LOW
I/O Latch Output Set-Up
I/O Latch Output Hold
I/O Latch Clock-to-Out
(Pad-to-Pad) 32 I/O
Array Latch Clock-to-Out
(Pad-to-Pad) 32 I/O
Capacitive Loading, LOW to HIGH
Capacitive Loading, HIGH to LOW
5
PD1
+ t
RD1
+ t
PDn
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
‘–3’ Speed
0.5
0.0
, t
CO
CCA
+ t
10.6
0.04
0.03
2.4
2.8
2.5
2.8
5.2
4.8
2.9
2.9
5.6
RD1
= 4.75V, T
+ t
v6.0
‘–2’Speed
PDn
0.5
0.0
, or t
J
11.8
0.04
0.03
= 70°C)
3.1
5.3
PD1
2.7
3.2
2.8
5.7
3.2
3.2
6.1
+ t
RD1
‘–1’ Speed
0.6
0.0
+ t
SUD
13.4
0.04
0.03
3.1
3.6
3.2
3.5
6.5
6.0
3.6
3.6
6.9
, whichever is appropriate.
‘Std’ Speed
0.7
0.0
15.7
0.05
0.04
3.6
4.2
3.8
4.2
7.6
7.1
4.3
4.3
8.1
‘–F’ Speed
1.0
0.0
10.7
11.4
22.0
0.07
0.06
5.1
5.9
5.3
5.9
9.9
6.0
6.0
ns/pF
ns/pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for A40MX04-PQ100M
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet: