A40MX04-PQ100M Actel, A40MX04-PQ100M Datasheet - Page 69
A40MX04-PQ100M
Manufacturer Part Number
A40MX04-PQ100M
Description
83MHZ/139MHZ 0.45UM TECHNOLOGY 3.3V/5V
Manufacturer
Actel
Datasheet
1.A40MX04-PQ100M.pdf
(123 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A40MX04-PQ100M
Manufacturer:
ACTEL
Quantity:
31
- Current page: 69 of 123
- Download datasheet (909Kb)
Table 36 •
Parameter Description
Input Module Predicted Routing Delays
t
t
t
t
t
Global Clock Network
t
t
t
t
t
t
t
t
Notes:
1. For dual-module macros, use t
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/
5. Delays based on 35 pF loading.
IRD1
IRD2
IRD3
IRD4
IRD8
CKH
CKL
PWH
PWL
CKSW
SUEXT
HEXT
P
device performance. Post-route timing analysis or simulation is required to determine actual performance.
obtained from the Timer utility.
hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to
the G input subtracts (adds) to the internal setup (hold) time.
A42MX24 Timing Characteristics (Nominal 5.0V Operation) (Continued)
(Worst-Case Commercial Conditions, V
FO=1 Routing Delay
FO=2 Routing Delay
FO=3 Routing Delay
FO=4 Routing Delay
FO=8 Routing Delay
Input LOW to HIGH
Input HIGH to LOW
Minimum Pulse
Width HIGH
Minimum Pulse
Width LOW
Maximum Skew
Input Latch External
Set-Up
Input Latch External
Hold
Minimum Period
(1/f
MAX
)
PD1
FO=32
FO=486
FO=32
FO=486
FO=32
FO=486
FO=32
FO=486
FO=32
FO=486
FO=32
FO=486
FO=32
FO=486
FO=32
FO=486
+ t
RD1
+ t
2
PDn
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
‘–3’ Speed
2.2
2.4
2.2
2.4
0.0
0.0
2.8
3.3
4.7
5.1
, t
CO
CCA
+ t
1.8
2.1
2.3
2.5
3.4
2.6
2.9
3.7
4.3
0.5
0.5
RD1
= 4.75V, T
+ t
v6.0
‘–2’Speed
PDn
2.4
2.6
2.4
2.6
0.0
0.0
3.1
3.7
5.2
5.7
, or t
J
= 70°C)
PD1
2.0
2.3
2.5
2.8
3.8
2.9
3.2
4.1
4.7
0.6
0.6
+ t
RD1
‘–1’ Speed
2.7
3.0
2.7
3.0
0.0
0.0
3.5
4.2
5.7
6.2
+ t
SUD
2.3
2.6
2.9
3.2
4.3
3.3
3.6
4.6
5.4
0.7
0.7
, whichever is appropriate.
‘Std’ Speed
3.2
3.5
3.2
3.5
0.0
0.0
4.1
4.9
6.5
7.1
40MX and 42MX FPGA Families
2.7
3.1
3.4
3.7
5.1
3.9
4.3
5.4
6.3
0.8
0.8
10.9
11.9
‘–F’ Speed
4.5
4.9
4.5
4.9
0.0
0.0
5.7
6.9
3.8
4.3
4.8
5.2
7.1
5.4
5.9
7.6
8.8
1.1
1.1
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1-63
Related parts for A40MX04-PQ100M
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K System Gates
Manufacturer:
Actel
Datasheet: