PIC16F72-I/SP Microchip Technology Inc., PIC16F72-I/SP Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F72-I/SP
Manufacturer Part Number
PIC16F72-I/SP
Description
28 PIN, 3.5 KB FLASH, 128 RAM, 22 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F72-ISP.pdf
(136 pages)
Specifications of PIC16F72-I/SP
A/d Inputs
5-Channel, 8-Bit
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Input Output
22
Interface
I2C/SPI
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
3.5K Bytes
Ram Size
128 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F72-I/SP
Manufacturer:
ST
Quantity:
30
Company:
Part Number:
PIC16F72-I/SP
Manufacturer:
MIC40
Quantity:
55
Part Number:
PIC16F72-I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16F72-I/SPC01
Manufacturer:
MIC
Quantity:
6 264
PIC16F72
4.3
To read a program memory location, the user must
write two bytes of the address to the PMADRL and
PMADRH registers and then set control bit, RD
(PMCON1<0>). Once the read control bit is set, the
program memory FLASH controller will use the second
instruction cycle after to read the data. This causes the
second instruction immediately following the “BSF
PMCON1,RD” instruction to be ignored. The data is
available in the very next cycle in the PMDATL and
PMDATH registers; therefore, it can be read as two
bytes in the following instructions. PMDATL and
PMDATH registers will hold this value until another
read, or until it is written to by the user (during a write
operation).
EXAMPLE 4-1:
TABLE 4-1:
DS39597B-page 28
10Dh
10Fh
10Ch
10Eh
18Ch
Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'.
Note 1: This bit always reads as a ‘1’.
Address
BANKSEL PMADRH
MOVLW
MOVWF
MOVLW
MOVWF
BANKSEL PMCON1
BSF
NOP
NOP
BANKSEL PMDATL
MOVF
MOVF
Reading the FLASH Program
Memory
Shaded cells are not used during FLASH access.
PMADRL
PMADRH
PMDATL
PMDATH
PMCON1
Name
MS_PROG_EE_ADDR ;
PMADRH
LS_PROG_EE_ADDR ;
PMADRL
PMCON1, RD
PMDATL, W
PMDATH, W
REGISTERS ASSOCIATED WITH PROGRAM FLASH
FLASH PROGRAM READ
Address Register Low Byte
Data Register Low Byte
Bit 7
—
—
—
(1)
Bit 6
—
—
—
; Select Bank for PMADRH
; MS Byte of Program Address to read
; Select Bank for PMCON1
; memory is read in second cycle after BSF PMCON1,RD
; W = MS Byte of Program PMDATL
; LS Byte of Program Address to read
; EE Read
;
; Any instructions here are ignored as program
;
; First instruction after BSF PMCON1,RD executes normally
; Select Bank for PMDATL
; W = LS Byte of Program PMDATL
Data Register High Byte
Bit 5
—
—
Address Register High Byte
Bit 4
—
Bit 3
—
4.4
The FLASH program memory control can read any-
where within the program memory, whether or not the
program memory is code protected.
This does not compromise the code, because there is
no way to rewrite a portion of the program memory, or
leave contents of a program memory read in a register
while changing modes.
Bit 2
—
Operation During Code Protect
Bit 1
—
Bit 0
RD
2002 Microchip Technology Inc.
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
xxxx xxxx uuuu uuuu
1--- ---0 1--- ---0
POR, BOR
Value on
Value on
RESETS
all other