PIC16F1827-I/SS Microchip Technology Inc., PIC16F1827-I/SS Datasheet - Page 271
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F1827-I/SS
Manufacturer Part Number
PIC16F1827-I/SS
Description
20 SSOP .209in TUBE, 7 KB Flash, 384 bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhance
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F1826-ISO.pdf
(406 pages)
Specifications of PIC16F1827-I/SS
A/d Inputs
12-Channel, 10-Bit
Comparators
2
Cpu Speed
8 MIPS
Eeprom Memory
256 Bytes
Input Output
16
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
18-pin SSOP
Programmable Memory
7K Bytes
Ram Size
384 Bytes
Speed
32 MHz
Timers
4-8-bit, 1-16-bit
Voltage, Range
1.8-5.5 V
Standby Current (pic16lf182x)
30 nA @ 1.8 V, Typical
Lead Free Status / Rohs Status
RoHS Compliant part
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F1827-I/SS
Manufacturer:
NELL
Quantity:
45
- Current page: 271 of 406
- Download datasheet (4Mb)
FIGURE 25-31:
25.6.10
While in Sleep mode, the I
addresses or data and when an address match or
complete byte transfer occurs, wake the processor
from Sleep (if the MSSPx interrupt is enabled).
25.6.11
A Reset disables the MSSPx module and terminates
the current transfer.
25.6.12
In Multi-Master mode, the interrupt generation on the
detection of the Start and Stop conditions allows the
determination of when the bus is free. The Stop (P) and
Start (S) bits are cleared from a Reset or when the
MSSPx module is disabled. Control of the I
be taken when the P bit of the SSPxSTAT register is
set, or the bus is Idle, with both the S and P bits clear.
When the bus is busy, enabling the SSPx interrupt will
generate the interrupt when the Stop condition occurs.
In multi-master operation, the SDAx line must be
monitored for arbitration to see if the signal level is the
expected output level. This check is performed by
hardware with the result placed in the BCLxIF bit.
The states where arbitration can be lost are:
• Address Transfer
• Data Transfer
• A Start Condition
• A Repeated Start Condition
• An Acknowledge Condition
2011 Microchip Technology Inc.
Note: T
SLEEP OPERATION
EFFECTS OF A RESET
MULTI-MASTER MODE
SCLx
SDAx
Write to SSPxCON2,
Falling edge of
9th clock
BRG
= one Baud Rate Generator period.
STOP CONDITION RECEIVE OR TRANSMIT MODE
ACK
2
set PEN
C slave module can receive
T
T
BRG
BRG
SDAx asserted low before rising edge of clock
to setup Stop condition
2
C bus may
T
SCLx brought high after T
BRG
P
SCLx = 1 for T
after SDAx sampled high. P bit (SSPxSTAT<4>) is set.
T
BRG
25.6.13
Multi-Master mode support is achieved by bus arbitra-
tion. When the master outputs address/data bits onto
the SDAx pin, arbitration takes place when the master
outputs a ‘1’ on SDAx, by letting SDAx float high and
another master asserts a ‘0’. When the SCLx pin floats
high, data should be stable. If the expected data on
SDAx is a ‘1’ and the data sampled on the SDAx pin is
‘0’, then a bus collision has taken place. The master will
set the Bus Collision Interrupt Flag, BCLxIF and reset
the I
If a transmit was in progress when the bus collision
occurred, the transmission is halted, the BF flag is
cleared, the SDAx and SCLx lines are deasserted and
the SSPxBUF can be written to. When the user ser-
vices the bus collision Interrupt Service Routine and if
the I
tion by asserting a Start condition.
If a Start, Repeated Start, Stop or Acknowledge condi-
tion was in progress when the bus collision occurred, the
condition is aborted, the SDAx and SCLx lines are deas-
serted and the respective control bits in the SSPxCON2
register are cleared. When the user services the bus col-
lision Interrupt Service Routine and if the I
the user can resume communication by asserting a Start
condition.
The master will continue to monitor the SDAx and SCLx
pins. If a Stop condition occurs, the SSPxIF bit will be set.
A write to the SSPxBUF will start the transmission of
data at the first data bit, regardless of where the
transmitter left off when the bus collision occurred.
In Multi-Master mode, the interrupt generation on the
detection of Start and Stop conditions allows the deter-
mination of when the bus is free. Control of the I
can be taken when the P bit is set in the SSPxSTAT
register, or the bus is Idle and the S and P bits are
cleared.
PEN bit (SSPxCON2<2>) is cleared by
hardware and the SSPxIF bit is set
2
2
C port to its Idle state
C bus is free, the user can resume communica-
BRG
BRG
PIC16(L)F1826/27
, followed by SDAx = 1 for T
MULTI -MASTER COMMUNICATION,
BUS COLLISION AND BUS
ARBITRATION
(Figure
BRG
25-31).
DS41391D-page 271
2
C bus is free,
2
C bus
Related parts for PIC16F1827-I/SS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16F1826-I/SO](/photos/6/76/67656/150-18-soic_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, SOIC-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/SS](/photos/6/81/68119/150-28-ssop_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, SSOP-20
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/P](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, DIP-18
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/MV](/photos/12/13/121305/c04-152_mv_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F727-E/P](/photos/6/61/66192/150-40-dip_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 20MHZ, DIP-40
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-I/MQ](/photos/18/99/189937/4243194_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F874-20/PQ](/photos/6/59/65984/150-44-pqfp_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 20MHZ, MQFP-44
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F690-E/ML](/photos/6/64/66481/c04-126_ml_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 20MHZ, QFN-20
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1826-I/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16F, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1526-I/PT](/photos/16/3/160367/tqfp-64_tmb.jpg)
Part Number:
Description:
MCU 14KB FLASH 768B RAM 64-TQFP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1827-E/MQ](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 384 Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Low
Manufacturer:
Microchip Technology
![PIC16F1937-E/MV](/photos/16/12/161286/qfn44_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, 256B EEPROM, LCD, 1.8-5.5V 40 UQFN 5x5x0.5mm TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16F1937-I/MV](/photos/16/12/161286/qfn44_tmb.jpg)
Part Number:
Description:
14KB Flash, 512B RAM, 256B EEPROM, LCD, 1.8-5.5V 40 UQFN 5x5x0.5mm TUBE
Manufacturer:
Microchip Technology