LAN8700IC-AEZG SMSC, LAN8700IC-AEZG Datasheet - Page 47

TXRX ETHERNET 10/100 IND 36-QFN

LAN8700IC-AEZG

Manufacturer Part Number
LAN8700IC-AEZG
Description
TXRX ETHERNET 10/100 IND 36-QFN
Manufacturer
SMSC
Type
Transceiverr
Datasheet

Specifications of LAN8700IC-AEZG

Protocol
MII, RMII
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
36-QFN
Supply Voltage Range
3V To 3.6V
Digital Ic Case Style
QFN
No. Of Pins
36
Operating Temperature Range
-40°C To +85°C
Control Interface
MII, RMII
Data Rate Max
100Mbps
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
638-1047-6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8700IC-AEZG
Manufacturer:
SANKEN
Quantity:
300
Part Number:
LAN8700IC-AEZG
Manufacturer:
Standard
Quantity:
34 317
Part Number:
LAN8700IC-AEZG
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8700IC-AEZG
0
Company:
Part Number:
LAN8700IC-AEZG
Quantity:
47
Company:
Part Number:
LAN8700IC-AEZG
Quantity:
195
Part Number:
LAN8700IC-AEZG-C3
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8700IC-AEZG-TR
Manufacturer:
SMSC
Quantity:
10 000
Part Number:
LAN8700IC-AEZG-TR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
LAN8700IC-AEZG-TR
0
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR
Datasheet
SMSC LAN8700/LAN8700i
ADDRESS
ADDRESS
ADDRESS
31.15:13
31.11:10
30.15:8
31.9:7
31.4:2
30.7:1
31.12
31.6
31.5
31.1
31.0
30.0
29.1
29.0
Scramble Disable
Speed Indication
Enable 4B5B
Reserved
Autodone
Reserved
Reserved
Reserved
Reserved
Mask Bits
Reserved
Reserved
Reserved
NAME
NAME
NAME
INT1
Table 5.43 Register 29 - Interrupt Source Flags (continued)
Table 5.45 Register 31 - PHY Special Control/Status
Write as 0, ignore on read.
Auto-negotiation done indication:
Write as 0, ignore on Read.
HCDSPEED value:
0 = Auto-negotiation is not done or disabled (or not
1 = Auto-negotiation is done
Note:
Write as 0, ignore on Read.
0 = Bypass encoder/decoder.
1 = enable 4B5B encoding/decoding.
MAC Interface must be configured in MII mode.
Write as 0, ignore on Read.
[001]=10Mbps Half-duplex
[101]=10Mbps Full-duplex
[010]=100Base-TX Half-duplex
[110]=100Base-TX Full-duplex
Write as 0; ignore on Read
0 = enable data scrambling
1 = disable data scrambling,
Write as 0; ignore on read.
0 = interrupt source is masked
Write as 0; ignore on read
1 = Auto-Negotiation Page Received
0 = not source of interrupt
Ignore on read.
1 = interrupt source is enabled
Table 5.44 Register 30 - Interrupt Mask
active)
reads to register 31 do not clear status bits.
This is a duplicate of register 1.5, however
DATASHEET
®
DESCRIPTION
DESCRIPTION
DESCRIPTION
47
Technology in a Small Footprint
MODE
MODE
MODE
Revision 2.2 (12-04-09)
RO/
RO/
RW
RO
RO
RW
RW
RW
RW
RW
RW
RW
LH
LH
RO
RO
DEFAULT
DEFAULT
DEFAULT
XXX
XX
X
0
0
0
0
0
0
0
1
0
0
0

Related parts for LAN8700IC-AEZG