LAN8700IC-AEZG SMSC, LAN8700IC-AEZG Datasheet - Page 20
![TXRX ETHERNET 10/100 IND 36-QFN](/photos/6/86/68648/24-qfn_sml.jpg)
LAN8700IC-AEZG
Manufacturer Part Number
LAN8700IC-AEZG
Description
TXRX ETHERNET 10/100 IND 36-QFN
Manufacturer
SMSC
Type
Transceiverr
Datasheet
1.LAN8700C-AEZG.pdf
(80 pages)
Specifications of LAN8700IC-AEZG
Protocol
MII, RMII
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
36-QFN
Supply Voltage Range
3V To 3.6V
Digital Ic Case Style
QFN
No. Of Pins
36
Operating Temperature Range
-40°C To +85°C
Control Interface
MII, RMII
Data Rate Max
100Mbps
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
638-1047-6
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN8700IC-AEZG
Manufacturer:
SANKEN
Quantity:
300
Company:
Part Number:
LAN8700IC-AEZG
Manufacturer:
Standard
Quantity:
34 317
Part Number:
LAN8700IC-AEZG
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8700IC-AEZG-C3
Manufacturer:
SMSC
Quantity:
20 000
Part Number:
LAN8700IC-AEZG-TR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Revision 2.2 (12-04-09)
4.2.3
4.2.4
4.2.5
4.2.6
GROUP
CODE
00000
00001
00010
00011
00101
01000
01100
10000
Scrambling
Repeated data patterns (especially the IDLE code-group) can have power spectral densities with large
narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the signal power
more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC
regulations to prevent excessive EMI from being radiated by the physical wiring.
The seed for the scrambler is generated from the PHY address, PHYAD[4:0], ensuring that in multiple-
PHY applications, such as repeaters or switches, each PHY will have its own scrambler sequence.
The scrambler also performs the Parallel In Serial Out conversion (PISO) of the data.
NRZI and MLT3 Encoding
The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it becomes a
serial 125MHz NRZI data stream. The NRZI is encoded to MLT-3. MLT3 is a tri-level code where a
change in the logic level represents a code bit “1” and the logic output remaining at the same level
represents a code bit “0”.
100M Transmit Driver
The MLT3 data is then passed to the analog transmitter, which drives the differential MLT-3 signal, on
outputs TXP and TXN, to the twisted pair media across a 1:1 ratio isolation transformer. The 10Base-
T and 100Base-TX signals pass through the same transformer so that common “magnetics” can be
used for both. The transmitter drives into the 100Ω impedance of the CAT-5 cable. Cable termination
and impedance matching require external components.
100M Phase Lock Loop (PLL)
The 100M PLL locks onto reference clock and generates the 125MHz clock used to drive the 125 MHz
logic and the 100Base-Tx Transmitter.
SYM
V
V
V
V
V
V
V
V
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
Table 4.1 4B/5B Code Table (continued)
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support and flexPWR
INTERPRETATION
RECEIVER
DATASHEET
20
INVALID
INVALID
INVALID
INVALID
INVALID
INVALID
INVALID
INVALID
INTERPRETATION
TRANSMITTER
SMSC LAN8700/LAN8700i
®
Technology in a Small Footprint
Datasheet