LAN9116-MT SMSC, LAN9116-MT Datasheet - Page 99

IC ETHERNET CTRLR 10/100 100TQFP

LAN9116-MT

Manufacturer Part Number
LAN9116-MT
Description
IC ETHERNET CTRLR 10/100 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN9116-MT

Controller Type
Ethernet Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
638-1011

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9116-MT
Manufacturer:
XCEIVE
Quantity:
3 400
Part Number:
LAN9116-MT
Manufacturer:
Standard
Quantity:
2 245
Part Number:
LAN9116-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9116-MT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN9116-MT
Manufacturer:
SMSC
Quantity:
20 000
Highly Efficient Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9116
5.4.4
5.4.5
BITS
BITS
31-0
31-0
Upper 32 bits of the 64-bit Hash Table
Lower 32 bits of the 64-bit Hash Table
HASHH—Multicast Hash Table High Register
The 64-bit Multicast table is used for group address filtering. For hash filtering, the contents of the
destination address in the incoming frame is used to index the contents of the Hash table. The most
significant bit determines the register to be used (Hi/Low), while the other five bits determine the bit
within the register. A value of 00000 selects Bit 0 of the Multicast Hash Table Lo register and a value
of 11111 selects the Bit 31 of the Multicast Hash Table Hi register.
If the corresponding bit is 1, then the multicast frame is accepted. Otherwise, it is rejected. If the “Pass All
Multicast” (MCPAS) bit is set (1), then all multicast frames are accepted regardless of the multicast hash
values.
The Multicast Hash Table Hi register contains the higher 32 bits of the hash table and the Multicast
Hash Table Low register contains the lower 32 bits of the hash table.
HASHL—Multicast Hash Table Low Register
This register defines the lower 32-bits of the Multicast Hash Table. Please refer to
"HASHH—Multicast Hash Table High Register"
Offset:
Default Value:
Offset:
Default Value:
4
00000000h
5
00000000h
DATASHEET
DESCRIPTION
DESCRIPTION
99
for further details.
Attribute:
Size:
Attribute:
Size:
R/W
32 bits
R/W
32 bits
Revision 1.5 (07-11-08)
Table 5.4.4,

Related parts for LAN9116-MT