ADAU1361BCPZ Analog Devices Inc, ADAU1361BCPZ Datasheet - Page 54

IC CODEC 24B PLL 32LFCSP

ADAU1361BCPZ

Manufacturer Part Number
ADAU1361BCPZ
Description
IC CODEC 24B PLL 32LFCSP
Manufacturer
Analog Devices Inc
Type
Audio Codecr
Datasheet

Specifications of ADAU1361BCPZ

Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
No
Voltage - Supply, Analog
1.8 V ~ 3.6 V
Voltage - Supply, Digital
1.8 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-VFQFN, CSP Exposed Pad
Audio Codec Type
Stereo
No. Of Adcs
2
No. Of Dacs
2
No. Of Input Channels
6
No. Of Output Channels
7
Adc / Dac Resolution
24bit
Adcs / Dacs Signal To Noise Ratio
101dB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADAU1361BCPZ
Manufacturer:
TOSHIBA
Quantity:
1 650
Part Number:
ADAU1361BCPZ
Manufacturer:
ADI
Quantity:
624
Part Number:
ADAU1361BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADAU1361BCPZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADAU1361
R11: ALC Control 0, 16,401 (0x4011)
Bit 7
Table 38. ALC Control 0 Register
Bits
[7:6]
[5:3]
[2:0]
PGASLEW[1:0]
Bit Name
PGASLEW[1:0]
ALCMAX[2:0]
ALCSEL[2:0]
Bit 6
Description
PGA volume slew time when the ALC is off. The slew time is the period of time that a volume increase or decrease
takes to ramp up or ramp down to the target volume set in Register R8 (left differential input volume control)
and Register R9 (right differential input volume control).
Setting
00
01
10
11
The maximum ALC gain sets a limit to the amount of gain that the ALC can provide to the input signal. This
protects small signals from excessive amplification.
Setting
000
001
010
011
100
101
110
111
ALC select. These bits set the channels that are controlled by the ALC. When set to right only, the ALC responds
only to the right channel input and controls the gain of the right PGA amplifier only. When set to left only, the
ALC responds only to the left channel input and controls the gain of the left PGA amplifier only. When set to
stereo, the ALC responds to the greater of the left or right channel and controls the gain of both the left and
right PGA amplifiers. These bits must be off if manual control of the volume is desired.
Setting
000
001
010
011
100
101
110
111
Bit 5
Bit 4
ALCMAX[2:0]
Slew Time
24 ms (default)
48 ms
96 ms
Off
Maximum ALC Gain
−12 dB (default)
−6 dB
0 dB
6 dB
12 dB
18 dB
24 dB
30 dB
Channels
Off (default)
Right only
Left only
Stereo
Reserved
Reserved
Reserved
Reserved
Rev. C | Page 54 of 80
Bit 3
Bit 2
Bit 1
ALCSEL[2:0]
Bit 0

Related parts for ADAU1361BCPZ