MPC8347VRADDB Freescale Semiconductor, MPC8347VRADDB Datasheet - Page 82

IC MPU POWERQUICC II 620-PBGA

MPC8347VRADDB

Manufacturer Part Number
MPC8347VRADDB
Description
IC MPU POWERQUICC II 620-PBGA
Manufacturer
Freescale Semiconductor
Series
PowerQUICC II PROr
Datasheets

Specifications of MPC8347VRADDB

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
266MHz
Voltage
1.2V
Mounting Type
Surface Mount
Package / Case
620-PBGA
Processor Series
MPC8xxx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
MPC8349E-MITXE
Maximum Clock Frequency
266 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
I/o Voltage
1.8 V, 2.5 V, 3.3 V
Minimum Operating Temperature
0 C
Core Size
32 Bit
Program Memory Size
64KB
Cpu Speed
266MHz
Embedded Interface Type
I2C, SPI, USB, UART
Digital Ic Case Style
BGA
No. Of Pins
672
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8347VRADDB
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC8347VRADDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC8347VRADDB
Quantity:
36
Company:
Part Number:
MPC8347VRADDB
Quantity:
25
Clocking
1
19.3
Table 60
82
Core VCO frequency = core frequency × VCO divider. The VCO divider must be set properly so that the core VCO frequency
is in the range of 800–1800 MHz.
0–1
nn
00
01
10
11
00
01
10
11
00
01
10
11
00
01
10
11
00
01
10
11
RCWL[COREPLL]
shows suggested PLL configurations for 33 and 66 MHz input clocks.
Suggested PLL Configurations
MPC8347E PowerQUICC™ II Pro Integrated Host Processor Hardware Specifications, Rev. 11
0000
0001
0001
0001
0001
0001
0001
0001
0001
0010
0010
0010
0010
0010
0010
0010
0010
0011
0011
0011
0011
2–5
VCO divider must be set properly so that the core VCO frequency is in the
range of 800–1800 MHz.
6
n
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
Core VCO frequency = core frequency × VCO divider
(PLL off, csb_clk clocks core directly)
Table 59. e300 Core PLL Configuration
core_clk : csb_clk Ratio
PLL bypassed
1.5:1
1.5:1
1.5:1
1.5:1
2.5:1
2.5:1
2.5:1
2.5:1
1:1
1:1
1:1
1:1
2:1
2:1
2:1
2:1
3:1
3:1
3:1
3:1
NOTE
(PLL off, csb_clk clocks core directly)
PLL bypassed
VCO Divider
Freescale Semiconductor
2
4
8
8
2
4
8
8
2
4
8
8
2
4
8
8
2
4
8
8
1

Related parts for MPC8347VRADDB