CY7C68013-56PVC Cypress Semiconductor Corp, CY7C68013-56PVC Datasheet - Page 6

IC MCU USB PERIPH HI SPD 56SSOP

CY7C68013-56PVC

Manufacturer Part Number
CY7C68013-56PVC
Description
IC MCU USB PERIPH HI SPD 56SSOP
Manufacturer
Cypress Semiconductor Corp
Series
EZ-USB FX2LP™r
Datasheet

Specifications of CY7C68013-56PVC

Applications
USB Microcontroller
Core Processor
8051
Program Memory Type
ROMless
Controller Series
CY7C680xx
Ram Size
16K x 8
Interface
I²C, USB, USART
Number Of I /o
24
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
56-SSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1332

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C68013-56PVC
Manufacturer:
CY
Quantity:
5 530
Part Number:
CY7C68013-56PVC
Manufacturer:
CY
Quantity:
6 100
Part Number:
CY7C68013-56PVC
Quantity:
11
Part Number:
CY7C68013-56PVC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
1.0
Cypress’s EZ-USB FX2
enhanced 8051 microcontroller, and a programmable peripheral interface in a single chip, Cypress has created a very cost-
effective solution that provides superior time-to-market advantages. The ingenious architecture of FX2 results in data transfer
rates of 56 Mbytes per second, the maximum allowable USB 2.0 bandwidth, while still using a low-cost 8051 microcontroller in
a package as small as a 56 SSOP. Because it incorporates the USB 2.0 transceiver, the FX2 is more economical, providing a
smaller footprint solution than USB 2.0 SIE or external transceiver implementations. With EZ-USB FX2, the Cypress Smart SIE
handles most of the USB 1.1 and 2.0 protocol in hardware, freeing the embedded microcontroller for application-specific functions
and decreasing development time to ensure USB compatibility. The General Programmable Interface (GPIF) and Master/Slave
Endpoint FIFO (8- or 16-bit data bus) provides an easy and glueless interface to popular interfaces such as ATA, UTOPIA, EPP,
PCMCIA, and most DSP/processors.
Four packages are defined for the family: 56 SSOP, 56 QFN, 100 TQFP, and 128 TQFP.
Document #: 38-08012 Rev. *C
• Single-chip integrated USB 2.0 Transceiver, SIE, and Enhanced 8051 Microprocessor
• Software: 8051 runs from internal RAM, which is:
• Four programmable BULK/INTERRUPT/ISOCHRONOUS endpoints
• 8- or 16-bit external data interface
• GPIF
• Integrated, industry standard 8051 with enhanced features:
— Downloaded via USB, or
— Loaded from EEPROM
— External memory device (128-pin configuration only)
— Buffering options: double, triple and quad
— Allows direct connection to most parallel interfaces; 8- and 16-bit
— Programmable waveform descriptors and configuration registers to define waveforms
— Supports multiple Ready (RDY) inputs and Control (CTL) outputs
— Up to 48-MHz clock rate
— Four clocks per instruction cycle
— Two USARTS
full- and high-speed
Integrated
XCVR
EZ-USB FX2
D+
D–
FX2
V
CC
1.5k
is the world’s first USB 2.0 integrated microcontroller. By integrating the USB 2.0 transceiver, SIE,
connected for
full speed
Enhanced USB core
Simplifies 8051 core
XCVR
Features
USB
2.0
Ext. XTAL
x20
PLL
24 MHz
/0.5
/1.0
/2.0
1.1/2.0
Smart
Engine
USB
CY
High-performance micro
using standard tools
with lower-power options
four clocks/cycle
Figure 1-1. Block Diagram
Easy firmware changes
12/24/48 MHz,
8051 Core
“Soft Configuration”
8.5 kB
RAM
FIFO and endpoint memory
(master or slave operation)
Additional I/Os (24)
Compatible
GPIF
FIFO
4 kB
Master
I
2
C
ADDR (9)
RDY (6)
CTL (6)
8/16
including two USARTS
standards such as
Up to 96 MBytes/s
programmable I/F
ATAPI, EPP, etc.
to ASIC/DSP or bus
Abundant I/O
General
burst rate
CY7C68013
Page 6 of 52

Related parts for CY7C68013-56PVC