XC5VSX50T-1FFG665C Xilinx Inc, XC5VSX50T-1FFG665C Datasheet - Page 332

IC FPGA VIRTEX-5 50K 665-FCBGA

XC5VSX50T-1FFG665C

Manufacturer Part Number
XC5VSX50T-1FFG665C
Description
IC FPGA VIRTEX-5 50K 665-FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr

Specifications of XC5VSX50T-1FFG665C

Total Ram Bits
4866048
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
No. Of Logic Blocks
8160
No. Of Gates
50000
Family Type
Virtex-5 SXT
No. Of Speed Grades
1
No. Of I/o's
360
Clock Management
PLL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
Number Of Gates
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
122-1568

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VSX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
4
Part Number:
XC5VSX50T-1FFG665C
Manufacturer:
XilinxInc
Quantity:
3 000
Part Number:
XC5VSX50T-1FFG665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VSX50T-1FFG665C
Manufacturer:
XILINX
0
Part Number:
XC5VSX50T-1FFG665C
Manufacturer:
XILINX
Quantity:
60
Part Number:
XC5VSX50T-1FFG665C
0
Company:
Part Number:
XC5VSX50T-1FFG665C
Quantity:
160
Part Number:
XC5VSX50T-1FFG665CES
Manufacturer:
Xilinx Inc
Quantity:
10 000
Chapter 7: SelectIO Logic Resources
X-Ref Target - Figure 7-10
332
Figure 7-10: Basic Sections of Blocks Related to IODELAY Turnaround with Pertinent Paths Shown
CLK
CLK
Q1
Q2
D1
D2
T1
T2
IODELAY Turnaround Time Usage Model
ODDR
ODDR
IDDR
When using IODELAY in bidirectional mode, the turnaround time needs to be considered.
Figure 7-10
that applies to one use of the bidirectional IODELAY functionality.
When DELAY_SRC = IO, MUXE and MUXF dynamically selects ODATAIN or IDATAIN
and ODELAY_VALUE or IDELAY_VALUE inside the IODELAY block.
The following Verilog code segment is used for demonstrating bidirectional IODELAY:
IDDR #(
)IDDR_INST (
);
IOBUF #(
)IOBUF_INST (
);
.DDR_CLK_EDGE ("SAME_EDGE"),
.INIT_Q1 (1'b0),
.INIT_Q2 (1'b0),
.SRTYPE ("SYNC")
.C(clk),
.CE(1'b1),
.D(DATAOUT),
.R(1'b0),
.S(1'b0),
.Q1(Q1),
.Q2(Q2)
.IOSTANDARD ("LVCMOS25")
.I(DATAOUT),
.T(TSCONTROL),
.O(IDATAIN),
.IO(IOPAD_DATA)
shows a simplified block diagram of the IODELAY in the Virtex-5 FPGA IOB
DATAOUT
ODATAIN
IODELAY
Delay
Chain
www.xilinx.com
TSCONTROL
MUX E
MUX F
T
ODELAY_VALUE
IDELAY_VALUE
ODATAIN
IDATAIN
OBUF
IBUF
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
IOB
IODELAY_01_081407
PAD

Related parts for XC5VSX50T-1FFG665C