XC4VFX40-10FFG1152C Xilinx Inc, XC4VFX40-10FFG1152C Datasheet - Page 230

no-image

XC4VFX40-10FFG1152C

Manufacturer Part Number
XC4VFX40-10FFG1152C
Description
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r

Specifications of XC4VFX40-10FFG1152C

Number Of Logic Elements/cells
41904
Number Of Labs/clbs
4656
Total Ram Bits
2654208
Number Of I /o
448
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
TI
Quantity:
2 210
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC4VFX40-10FFG1152C
Manufacturer:
XILINX
0
Chapter 5: Configurable Logic Blocks (CLBs)
230
end MUX_16_1_SUBM;
architecture MUX_16_1_SUBM_arch of MUX_16_1_SUBM is
-- Component Declarations:
component MUXF7
end component;
signal DATA_MSB : std_logic;
signal DATA_LSB : std_logic;
--
begin
SELECT_PROCESS_LSB: process (SELECT_I, DATA_I)
begin
end process SELECT_PROCESS_LSB;
--
SELECT_PROCESS_MSB: process (SELECT_I, DATA_I)
begin
end process SELECT_PROCESS_MSB;
--
-- MUXF7 instantiation
U_MUXF7: MUXF7
--
end MUX_16_1_SUBM_arch;
--
);
case SELECT_I (2 downto 0) is
end case;
case SELECT_I (2 downto 0) is
end case;
when "000" => DATA_LSB <= DATA_I (0);
when "001" => DATA_LSB <= DATA_I (1);
when "010" => DATA_LSB <= DATA_I (2);
when "011" => DATA_LSB <= DATA_I (3);
when "100" => DATA_LSB <= DATA_I (4);
when "101" => DATA_LSB <= DATA_I (5);
when "110" => DATA_LSB <= DATA_I (6);
when "111" => DATA_LSB <= DATA_I (7);
when others => DATA_LSB <= 'X';
when "000" => DATA_MSB <= DATA_I (8);
when "001" => DATA_MSB <= DATA_I (9);
when "010" => DATA_MSB <= DATA_I (10);
when "011" => DATA_MSB <= DATA_I (11);
when "100" => DATA_MSB <= DATA_I (12);
when "101" => DATA_MSB <= DATA_I (13);
when "110" => DATA_MSB <= DATA_I (14);
when "111" => DATA_MSB <= DATA_I (15);
when others => DATA_MSB <= 'X';
port (
I0: in std_logic;
I1: in std_logic;
S: in std_logic;
O: out std_logic
);
port map (
I0 => DATA_LSB,
I1 => DATA_MSB,
S
O
);
=> SELECT_I (3),
=> DATA_O
DATA_O: out std_logic
www.xilinx.com
UG070 (v2.6) December 1, 2008
Virtex-4 FPGA User Guide
R

Related parts for XC4VFX40-10FFG1152C