EP2S180F1020C4N Altera, EP2S180F1020C4N Datasheet - Page 70

no-image

EP2S180F1020C4N

Manufacturer Part Number
EP2S180F1020C4N
Description
IC STRATIX II FPGA 180K 1020FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S180F1020C4N

Number Of Logic Elements/cells
179400
Number Of Labs/clbs
8970
Total Ram Bits
9383040
Number Of I /o
742
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
For Use With
544-1701 - DSP PRO KIT W/SII EP2S180N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1884
EP2S180F1020C4N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S180F1020C4N
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
EP2S180F1020C4N
Manufacturer:
ALTERA
Quantity:
748
Part Number:
EP2S180F1020C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S180F1020C4N
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020C4N
0
Part Number:
EP2S180F1020C4N/I4N
Manufacturer:
ALTERA
0
PLLs & Clock Networks
2–62
Stratix II Device Handbook, Volume 1
Figure 2–42. Global & Regional Clock Connections from Corner Clock Pins &
Fast PLL Outputs
Note to
(1)
The corner fast PLLs can also be driven through the global or regional clock
networks. The global or regional clock input can be driven by an output from
another PLL, a pin-driven dedicated global or regional clock, or through a clock
control block, provided the clock control block is fed by an output from another
PLL or a pin-driven dedicated global or regional clock. An internally generated
global signal cannot drive the PLL.
Figure
2–42:
Note (1)
Altera Corporation
May 2007

Related parts for EP2S180F1020C4N