EP2S180F1020C4N Altera, EP2S180F1020C4N Datasheet - Page 45

no-image

EP2S180F1020C4N

Manufacturer Part Number
EP2S180F1020C4N
Description
IC STRATIX II FPGA 180K 1020FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S180F1020C4N

Number Of Logic Elements/cells
179400
Number Of Labs/clbs
8970
Total Ram Bits
9383040
Number Of I /o
742
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
For Use With
544-1701 - DSP PRO KIT W/SII EP2S180N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-1884
EP2S180F1020C4N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S180F1020C4N
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
EP2S180F1020C4N
Manufacturer:
ALTERA
Quantity:
748
Part Number:
EP2S180F1020C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S180F1020C4N
Manufacturer:
ALTERA
0
Part Number:
EP2S180F1020C4N
0
Part Number:
EP2S180F1020C4N/I4N
Manufacturer:
ALTERA
0
Figure 2–25. M-RAM Block LAB Row Interface
Note to
(1)
Altera Corporation
May 2007
Only R24 and C16 interconnects cross the M-RAM block boundaries.
Figure
LABs in Row
M-RAM Boundary
2–25:
Row Unit Interface Allows LAB
Rows to Drive Port A Datain,
Dataout, Address and Control
Signals to and from M-RAM Block
LAB Interface
Blocks
L0
L1
L2
L3
L4
L5
Port A
Note (1)
M-RAM Block
Row Unit Interface Allows LAB
Rows to Drive Port B Datain,
Dataout, Address and Control
Signals to and from M-RAM Block
Stratix II Device Handbook, Volume 1
Port B
R0
R1
R2
R3
R4
R5
LABs in Row
M-RAM Boundary
Stratix II Architecture
2–37

Related parts for EP2S180F1020C4N