EP1S25F780C6 Altera, EP1S25F780C6 Datasheet - Page 251
![IC STRATIX FPGA 25K LE 780-FBGA](/photos/6/72/67270/544-780-fbga_sml.jpg)
EP1S25F780C6
Manufacturer Part Number
EP1S25F780C6
Description
IC STRATIX FPGA 25K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet
1.EP1S10F780C7.pdf
(276 pages)
Specifications of EP1S25F780C6
Number Of Logic Elements/cells
25660
Number Of Labs/clbs
2566
Total Ram Bits
1944576
Number Of I /o
597
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
25660
# I/os (max)
597
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
25660
Ram Bits
1944576
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1121
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S25F780C6
Manufacturer:
ALTERA
Quantity:
10
Company:
Part Number:
EP1S25F780C6
Manufacturer:
ALTERA
Quantity:
246
Part Number:
EP1S25F780C6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S25F780C6ES
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP1S25F780C6N
Manufacturer:
ALTERA
Quantity:
1 045
Altera Corporation
January 2006
Tables 4–120
column and row pins in Stratix devices.
Note to
(1)
SSTL-18 Class I
SSTL-18 Class II
1.5-V HSTL Class I
1.8-V HSTL Class I
CTT
Differential 1.5-V HSTL
C1
LVPECL
PCML
LVDS
HyperTransport
technology
LVTTL
2.5 V
1.8 V
1.5 V
LVCMOS
GTL
GTL+
SSTL-3 Class I
SSTL-3 Class II
SSTL-2 Class I
SSTL-2 Class I
SSTL-2 Class I
Table 4–119. Stratix Maximum Input Clock Rate for CLK[1, 3, 8, 10] Pins in
Wire-Bond Packages (Part 2 of 2)
Table 4–120. Stratix Maximum Output Clock Rate for PLL[5, 6, 11, 12] Pins
in Flip-Chip Packages (Part 1 of 2)
These parameters are only available on row I/O pins.
I/O Standard
I/O Standard
(1)
(1)
Tables 4–114
(1)
(1)
through
(3)
(4)
(5)
through 4–119:
4–123
-6 Speed
-5 Speed
Grade
Grade
350
350
350
350
250
350
645
275
645
500
350
350
250
225
350
200
200
200
200
200
200
150
show the maximum output clock rate for
-7 Speed
-6 Speed
Grade
Grade
300
300
300
300
200
300
622
275
622
450
300
300
250
200
300
167
167
167
167
200
200
134
Stratix Device Handbook, Volume 1
DC & Switching Characteristics
-8 Speed
-7 Speed
Grade
Grade
300
300
300
300
200
300
622
275
622
450
250
300
250
200
250
125
125
167
167
167
167
134
-8 Speed
Grade
250
300
250
200
250
125
125
133
133
167
167
134
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
4–81