EP2C50F672C7 Altera, EP2C50F672C7 Datasheet - Page 97
![IC CYCLONE II FPGA 50K 672-FBGA](/photos/6/73/67397/ep2c50f672c7_sml.jpg)
EP2C50F672C7
Manufacturer Part Number
EP2C50F672C7
Description
IC CYCLONE II FPGA 50K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C50F672C7
Number Of Logic Elements/cells
50528
Number Of Labs/clbs
3158
Total Ram Bits
594432
Number Of I /o
450
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1443
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C50F672C7
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2C50F672C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2C50F672C7N
Manufacturer:
ALTERA
Quantity:
855
Part Number:
EP2C50F672C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
February 2008
Notes to
(1)
(2)
1.5-V HSTL class I
1.5V HSTL class II
Table 5–7. DC Characteristics of User I/O Pins Using Single-Ended Standards
I/O Standard
The values in this table are based on the conditions listed in
This specification is supported across all the programmable drive settings available as shown in the
Architecture
Table
5–7:
chapter of the Cyclone II Device Handbook.
I
OL
16
(mA)
Differential I/O Standards
The RSDS and mini-LVDS I/O standards are only supported on output
pins. The LVDS I/O standard is supported on both receiver input pins
and transmitter output pins.
1
Figure 5–1
standards (LVDS, LVPECL, differential 1.5-V HSTL class I and II,
differential 1.8-V HSTL class I and II, differential SSTL-2 class I and II, and
differential SSTL-18 class I and II).
8
Test Conditions
For more information on how these differential I/O standards
are implemented, refer to the
Cyclone II Devices
shows the receiver input waveforms for all differential I/O
I
OH
–16
–8
(mA)
chapter of the Cyclone II Device Handbook.
Tables 5–2
Maximum V
DC Characteristics and Timing Specifications
0.4
0.4
Cyclone II Device Handbook, Volume 1
and 5–6.
High-Speed Differential Interfaces in
Voltage Thresholds
OL
(V)
Notes
(1),
Minimum V
V
V
(2)
C C I O
C C I O
(Part 2 of 2)
Cyclone II
– 0.4
– 0.4
OH
(V)
5–7