EP2C50F672C7 Altera, EP2C50F672C7 Datasheet - Page 121
![IC CYCLONE II FPGA 50K 672-FBGA](/photos/6/73/67397/ep2c50f672c7_sml.jpg)
EP2C50F672C7
Manufacturer Part Number
EP2C50F672C7
Description
IC CYCLONE II FPGA 50K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C50F672C7
Number Of Logic Elements/cells
50528
Number Of Labs/clbs
3158
Total Ram Bits
594432
Number Of I /o
450
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1443
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C50F672C7
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2C50F672C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP2C50F672C7N
Manufacturer:
ALTERA
Quantity:
855
Part Number:
EP2C50F672C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Altera Corporation
February 2008
Notes to
(1)
(2)
(3)
(4)
Input Delay
from Pin to
Input
Register
Delay from
Output
Register to
Output Pin
Parameter
Table 5–37. Cyclone II IOE Programmable Delay on Row Pins
The incremental values for the settings are generally linear. For exact values of each setting, use the latest version
of the Quartus II software.
The minimum and maximum offset timing numbers are in reference to setting “0” as available in the Quartus II
software.
The value in the first row represents the fast corner timing parameter for industrial and automotive devices. The
second row represents the fast corner timing parameter for commercial devices.
The value in the first row is for automotive devices. The second row is for commercial devices.
Table 5–37
Pad ->
I/O input
register
I/O
output
register -
> Pad
Affected
Paths
:
Settings
Number
of
8
2
Default Capacitive Loading of Different I/O Standards
Refer to
standards.
LVTTL
LVCMOS
2.5V
1.8V
1.5V
PCI
PCI-X
SSTL_2_CLASS_I
SSTL_2_CLASS_II
SSTL_18_CLASS_I
Table 5–38. Default Loading of Different I/O Standards for Cyclone II Device
(Part 1 of 2)
Fast Corner
Offset
Min
0
0
0
0
Table 5–38
Offset
2669
2802
Max
308
324
I/O Standard
(3)
for default capacitive loading of different I/O
Offset
Min
—
—
0
0
–6 Speed
Grade
Offset
DC Characteristics and Timing Specifications
4482
Max
572
—
—
Notes
Cyclone II Device Handbook, Volume 1
Offset
Min
(1),
0
0
0
0
–7 Speed
Grade
(2)
Offset
Capacitive Load
(4)
4834
4671
Max
(Part 2 of 2)
648
626
10
10
0
0
0
0
0
0
0
0
–8 Speed Grade
Offset
Min
—
—
0
0
Offset
4859
Max
682
—
—
Unit
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
Unit
5–31
ps
ps
ps
ps