EP4CE55F23C8 Altera, EP4CE55F23C8 Datasheet - Page 141

no-image

EP4CE55F23C8

Manufacturer Part Number
EP4CE55F23C8
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er

Specifications of EP4CE55F23C8

Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4CE55F23C8
Manufacturer:
ALTERA
Quantity:
784
Part Number:
EP4CE55F23C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C8L
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8LN
Manufacturer:
ALTERA
Quantity:
364
Part Number:
EP4CE55F23C8LN
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4CE55F23C8LN
Manufacturer:
ALTERA
0
Part Number:
EP4CE55F23C8LN
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
Quantity:
852
Part Number:
EP4CE55F23C8N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP4CE55F23C8N
0
Chapter 6: I/O Features in Cyclone IV Devices
High-Speed I/O Standards Support
LVPECL I/O Support in Cyclone IV Devices
© December 2010 Altera Corporation
f
Figure 6–17
bottom I/O banks.
Figure 6–17. RSDS Interface with Single Resistor Network on the Top and Bottom I/O Banks
Note to
(1) R
The LVPECL I/O standard is a differential interface standard that requires a 2.5-V
V
telecommunications, data communications, and clock distribution. Cyclone IV
devices support the LVPECL input standard at the dedicated clock input pins only.
The LVPECL receiver requires an external 100- termination resistor between the two
signals at the input buffer.
For the LVPECL I/O standard electrical specification, refer to the
Datasheet
AC coupling is required when the LVPECL common mode voltage of the output
buffer is higher than the Cyclone IV devices LVPECL input common mode voltage.
Figure 6–18
receiver are external to the device. DC-coupled LVPECL is supported if the LVPECL
output common mode voltage is in the Cyclone IV devices LVPECL input buffer
specification (refer to
(Note 1)
CCIO.
P
This standard is used in applications involving video graphics,
value is pending characterization.
Figure
RSDS Transmitter
chapter.
Cyclone IV Device
6–17:
Emulated
shows the RSDS interface with a single resistor network on the top and
shows the AC-coupled termination scheme. The 50- resistors used at the
Figure
Single Resistor Network
6–19).
R
P
50 Ω
50 Ω
100 Ω
Cyclone IV Device Handbook, Volume 1
Cyclone IV Device
RSDS Receiver
6–33

Related parts for EP4CE55F23C8