EP1S20F672C7 Altera, EP1S20F672C7 Datasheet - Page 247

IC STRATIX FPGA 20K LE 672-FBGA

EP1S20F672C7

Manufacturer Part Number
EP1S20F672C7
Description
IC STRATIX FPGA 20K LE 672-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F672C7

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
426
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
426
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1113

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F672C7
Manufacturer:
SHARP
Quantity:
3 509
Part Number:
EP1S20F672C7
Manufacturer:
ALTERA
Quantity:
528
Part Number:
EP1S20F672C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F672C7
Manufacturer:
ALTERA
0
Part Number:
EP1S20F672C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S20F672C7L
Manufacturer:
ALTERA
0
Part Number:
EP1S20F672C7N
Manufacturer:
Harting
Quantity:
1 000
Part Number:
EP1S20F672C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S20F672C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F672C7N
Manufacturer:
ALTERA
0
Altera Corporation
January 2006
LVDS
HyperTransport
technology
LVTTL
2.5 V
1.8 V
1.5 V
LVCMOS
GTL+
SSTL-3 Class I
SSTL-3 Class II
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
1.5-V HSTL Class I
1.8-V HSTL Class I
CTT
Differential 1.5-V HSTL
C1
LVPECL
PCML
LVDS
HyperTransport
technology
Table 4–114. Stratix Maximum Input Clock Rate for CLK[7..4] & CLK[15..12]
Pins in Flip-Chip Packages (Part 2 of 2)
Table 4–115. Stratix Maximum Input Clock Rate for CLK[0, 2, 9, 11] Pins &
FPLL[10..7]CLK Pins in Flip-Chip Packages
I/O Standard
I/O Standard
(1)
(1)
(1)
(1)
(1)
(1)
-5 Speed
-5 Speed
Grade
Grade
645
500
422
422
422
422
422
300
400
400
400
400
400
400
400
400
300
400
717
400
717
717
-6 Speed
-6 Speed
Grade
Grade
645
500
422
422
422
422
422
250
350
350
350
350
350
350
350
350
250
350
717
375
717
717
Stratix Device Handbook, Volume 1
DC & Switching Characteristics
-7 Speed
-7 Speed
Grade
Grade
622
450
390
390
390
390
390
200
300
300
300
300
300
300
300
300
200
300
640
350
640
640
-8 Speed
-8 Speed
Grade
Grade
622
450
390
390
390
390
390
200
300
300
300
300
300
300
300
300
200
300
640
350
640
640
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
Unit
4–77

Related parts for EP1S20F672C7