EP2C70F672I8N Altera, EP2C70F672I8N Datasheet - Page 52

IC CYCLONE II FPGA 70K 672-FBGA

EP2C70F672I8N

Manufacturer Part Number
EP2C70F672I8N
Description
IC CYCLONE II FPGA 70K 672-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C70F672I8N

Number Of Logic Elements/cells
68416
Number Of Labs/clbs
4276
Total Ram Bits
1152000
Number Of I /o
422
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
68416
# I/os (max)
422
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
68416
Ram Bits
1152000
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
672
Package Type
FBGA
For Use With
P0304 - DE2-70 CALL FOR ACADEMIC PRICING544-1703 - VIDEO KIT W/CYCLONE II EP2C70N544-1699 - DSP KIT W/CYCLONE II EPS2C70N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2143

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C70F672I8N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP2C70F672I8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C70F672I8N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2C70F672I8N
Manufacturer:
ALTERA
Quantity:
130
Part Number:
EP2C70F672I8N
Manufacturer:
ALTERA
Quantity:
80
Part Number:
EP2C70F672I8N
Manufacturer:
ALTERA
0
Part Number:
EP2C70F672I8N
Manufacturer:
ALTERA
Quantity:
150
Part Number:
EP2C70F672I8N
Manufacturer:
BGA
Quantity:
20 000
I/O Structure & Features
Figure 2–22. Column I/O Block Connection to the Interconnect
Notes to
(1)
(2)
2–40
Cyclone II Device Handbook, Volume 1
The 28 data and control signals consist of four data out lines, io_dataout[3..0], four output enables,
io_coe[3..0], four input clock enables, io_cce_in[3..0], four output clock enables, io_cce_out[3..0],
four clocks, io_cclk[3..0], four asynchronous clear signals, io_caclr[3..0], and four synchronous clear
signals, io_csclr[3..0].
Each of the four IOEs in the column I/O block can have two io_datain (combinational or registered) inputs.
Local Interconnect
R4 & R24 Interconnects
Figure
from Logic Array (1)
I/O Block
Control Signals
2–22:
28 Data &
LAB Local
Interconnect
LAB
28
C4 & C24 Interconnects
io_datain0[3..0]
io_datain1[3..0] (2)
Column I/O Block
LAB
LAB
Altera Corporation
Column I/O
Block Contains
up to Four IOEs
io_clk[5..0]
February 2007

Related parts for EP2C70F672I8N