EP2S30F484C5 Altera, EP2S30F484C5 Datasheet - Page 46

IC STRATIX II FPGA 30K 484-FBGA

EP2S30F484C5

Manufacturer Part Number
EP2S30F484C5
Description
IC STRATIX II FPGA 30K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S30F484C5

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1107

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S30F484C5
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2S30F484C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C5
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5-K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S30F484C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S30F484C5N
0
Company:
Part Number:
EP2S30F484C5N
Quantity:
350
TriMatrix Memory
Figure 2–26. M-RAM Row Unit Interface to Interconnect
2–38
Stratix II Device Handbook, Volume 1
Direct Link
Interconnects
LAB
Table 2–4
the address and control signal input connections to the row unit interfaces
(L0 to L5 and R0 to R5).
C4 Interconnect
shows the input and output data signal connections along with
M-RAM Block to
LAB Row Interface
Block Interconnect Region
16
Row Interface Block
R4 and R24 Interconnects
Up to 16
Up to 28
M-RAM Block
dataout_a[ ]
datain_a[ ]
addressa[ ]
addr_ena_a
renwe_a
byteena A [ ]
clocken_a
clock_a
aclr_a
Altera Corporation
May 2007

Related parts for EP2S30F484C5