EP2S30F484C5 Altera, EP2S30F484C5 Datasheet - Page 176

IC STRATIX II FPGA 30K 484-FBGA

EP2S30F484C5

Manufacturer Part Number
EP2S30F484C5
Description
IC STRATIX II FPGA 30K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S30F484C5

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1107

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S30F484C5
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2S30F484C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C5
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5-K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S30F484C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S30F484C5N
0
Company:
Part Number:
EP2S30F484C5N
Quantity:
350
Timing Model
5–40
Stratix II Device Handbook, Volume 1
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
M E G A R C
M E G AW E R E S U
M E G AW E R E H
M E G A B E S U
M E G A B E H
M E G A D ATA A S U
M E G A D ATA A H
M E G A A D D R A S U
M E G A A D D R A H
M E G A D ATA B S U
M E G A D ATA B H
M E G A A D D R B S U
M E G A A D D R B H
M E G A D ATA C O 1
M E G A D ATA C O 2
M E G A C L K L
Table 5–42. M-RAM Block Internal Timing Microparameters (Part 1 of 2)
Symbol
Synchronous read cycle
time
Write or read enable
setup time before clock
Write or read enable
hold time after clock
Byte enable setup time
before clock
Byte enable hold time
after clock
A port data setup time
before clock
A port data hold time
after clock
A port address setup
time before clock
A port address hold time
after clock
B port setup time before
clock
B port hold time after
clock
B port address setup
time before clock
B port address hold time
after clock
Clock-to-output delay
when using output
registers
Clock-to-output delay
without output registers
Minimum clock low time 1,250
Parameter
1,866 2,774 1,866 2,911 1,777
1,950 2,899 1,950 3,042 1,857
Min
144
243
589
241
243
589
241
480
(4)
39
50
39
50
50
Grade
-3 Speed
Max
(2)
715
1,312
Min
151
255
618
253
255
618
253
480
(4)
40
52
40
52
52
Grade
-3 Speed
Max
(3)
749
1,866
1,950
1,437
1,437
Min
165
165
279
279
677
677
277
277
279
279
677
677
277
277
457
480
(5)
44
44
57
57
44
44
57
57
57
57
-4 Speed
Grade
Note (1)
3,189 1,777
3,332 1,950 3,884
Max
821
1,866
1,675
Altera Corporation
Min
192
325
789
322
325
789
322
480
(4)
52
67
52
67
67
-5 Speed
Grade
3,716
Max
957
April 2011
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps

Related parts for EP2S30F484C5