EP2C5F256I8 Altera, EP2C5F256I8 Datasheet - Page 156

IC CYCLONE II FPGA 5K 256-FBGA

EP2C5F256I8

Manufacturer Part Number
EP2C5F256I8
Description
IC CYCLONE II FPGA 5K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet

Specifications of EP2C5F256I8

Number Of Logic Elements/cells
4608
Number Of Labs/clbs
288
Total Ram Bits
119808
Number Of I /o
158
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-2132

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2C5F256I8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5F256I8
Manufacturer:
ALTERA
Quantity:
8 000
Part Number:
EP2C5F256I8
Manufacturer:
ALTERA
0
Part Number:
EP2C5F256I8
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C5F256I8N
Manufacturer:
ALTERA42
Quantity:
532
Part Number:
EP2C5F256I8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2C5F256I8N
Manufacturer:
ALTERA
Quantity:
89
Part Number:
EP2C5F256I8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2C5F256I8N
Manufacturer:
ALTERA42
Quantity:
10 701
Timing Specifications
5–66
Cyclone II Device Handbook, Volume 1
f
f
f
t
f
clock output)
f
t
t
t
t
I N
I N P F D
I N D U T Y
I N J I T T E R
O U T _ E X T
O U T
O U T D U T Y
J I T T E R
L O C K
PLL_PSERR
Table 5–54. PLL Specifications
(to global clock)
(p-p)
Symbol
(5)
(external
(2)
Input clock frequency (–6 speed grade)
Input clock frequency (–7 speed grade)
Input clock frequency (–8 speed grade)
PFD input frequency (–6 speed grade)
PFD input frequency (–7 speed grade)
PFD input frequency (–8 speed grade)
Input clock duty cycle
Input clock period jitter
PLL output frequency (–6 speed grade)
PLL output frequency (–7 speed grade)
PLL output frequency (–8 speed grade)
PLL output frequency (–6 speed grade)
PLL output frequency (–7 speed grade)
PLL output frequency (–8 speed grade)
Duty cycle for external clock output (when
set to 50%)
Period jitter for external clock output
f
f
Time required to lock from end of device
configuration
Accuracy of PLL phase shift
O U T _ E X T
O U T _ E X T
PLL Timing Specifications
Table 5–54
the commercial junction temperature range (0° to 85° C), the industrial
junction temperature range (–40° to 100° C), the automotive junction
temperature range (–40° to 125° C), and the extended temperature range
(–40° to 125° C). Follow the PLL specifications for –8 speed grade devices
when operating in the industrial, automotive, or extended temperature
range.
Note (1)
> 100 MHz
≤ 100 MHz
Parameter
describes the Cyclone II PLL specifications when operating in
(Part 1 of 2)
Min
10
10
10
10
10
10
40
10
10
10
10
10
10
45
200
Typ
Altera Corporation
100
402.5
402.5
402.5
402.5
Max
500
450
±60
300
(4)
(4)
(4)
60
(4)
(4)
(4)
55
30
February 2008
(6)
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
MHz
Unit
mUI
ps
ps
μs
ps
%
%

Related parts for EP2C5F256I8