EPM7256AETI144-7N Altera, EPM7256AETI144-7N Datasheet - Page 19
![IC MAX 7000 CPLD 256 144-TQFP](/photos/6/70/67061/544-144-tqfp_sml.jpg)
EPM7256AETI144-7N
Manufacturer Part Number
EPM7256AETI144-7N
Description
IC MAX 7000 CPLD 256 144-TQFP
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet
1.EPM7032AELC44-10N.pdf
(64 pages)
Specifications of EPM7256AETI144-7N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
16
Number Of Macrocells
256
Number Of Gates
5000
Number Of I /o
120
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-TQFP, 144-VQFP
Voltage
3.3V
Memory Type
EEPROM
Number Of Logic Elements/cells
16
Family Name
MAX 7000A
# Macrocells
256
Number Of Usable Gates
5000
Frequency (max)
166.67MHz
Propagation Delay Time
7.5ns
Number Of Logic Blocks/elements
16
# I/os (max)
120
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
144
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2063
EPM7256AETI144-7N
EPM7256AETI144-7N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM7256AETI144-7N
Manufacturer:
SPANSION
Quantity:
1 001
Company:
Part Number:
EPM7256AETI144-7N
Manufacturer:
ALTERA
Quantity:
40
Company:
Part Number:
EPM7256AETI144-7N
Manufacturer:
ALTERA
Quantity:
3 530
Altera Corporation
EPM7128A
EPM7256A
Table 5. MAX 7000A t
Table 6. MAX 7000A In-System Programming Times for Different Test Clock Frequencies
EPM7032AE
EPM7064AE
EPM7128AE
EPM7256AE
EPM7512AE
EPM7128A
EPM7256A
Device
EPM7032AE
EPM7064AE
EPM7128AE
EPM7256AE
EPM7512AE
Device
(1)
(1)
(1)
(1)
10 MHz
2.01
2.01
2.02
2.05
2.09
5.19
6.59
PULSE
The programming times described in
with the worst-case method using the enhanced ISP algorithm.
Tables 6
verification times for several common test clock frequencies.
& Cycle
5 MHz
2.01
2.02
2.04
2.09
2.18
5.27
6.75
t
PPULSE
2.00
2.00
2.00
2.00
2.00
5.11
6.43
TCK
and
2 MHz
(s)
Values
Programming
2.03
2.05
2.10
2.23
2.45
5.52
7.23
7
show the in-system programming and stand alone
1 MHz
2.06
2.11
2.21
2.45
2.89
5.94
8.03
1,603,000
Cycle
105,000
205,000
447,000
890,000
832,000
MAX 7000A Programmable Logic Device Data Sheet
55,000
f
TCK
PTCK
500 kHz
2.11
2.21
2.41
2.90
3.78
6.77
9.64
Tables 5
200 kHz
14.45
2.28
2.53
3.03
4.24
6.45
9.27
t
VPULSE
0.002
0.002
0.002
0.002
0.002
Stand-Alone Verification
0.03
0.03
through
(s)
100 kHz
10.90
13.43
22.46
2.55
3.05
4.05
6.47
7
are associated
50 kHz
10.94
19.80
21.75
38.49
1,024,000
Cycle
3.10
4.10
6.10
149,000
297,000
528,000
18,000
35,000
68,000
VTCK
Units
s
s
s
s
s
s
s
19