EPM570F256C4N Altera, EPM570F256C4N Datasheet - Page 78
![IC MAX II CPLD 570 LE 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EPM570F256C4N
Manufacturer Part Number
EPM570F256C4N
Description
IC MAX II CPLD 570 LE 256-FBGA
Manufacturer
Altera
Series
MAX® IIr
Specifications of EPM570F256C4N
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
5.4ns
Voltage Supply - Internal
2.5V, 3.3V
Number Of Logic Elements/blocks
570
Number Of Macrocells
440
Number Of I /o
160
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
2.5V, 3.3V
Memory Type
FLASH
Number Of Logic Elements/cells
570
No. Of I/o's
160
Propagation Delay
7ns
Global Clock Setup Time
1.5ns
Frequency
247.5MHz
Supply Voltage Range
2.375V To 2.625V, 3V To 3.6V
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
No. Of Macrocells
440
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
544-1313
EPM570F256C4N
EPM570F256C4N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM570F256C4N
Manufacturer:
ALTERA
Quantity:
50
Part Number:
EPM570F256C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
5–20
Table 5–24. EPM570 Global Clock External I/O Timing Parameters
Table 5–25. EPM1270 Global Clock External I/O Timing Parameters
MAX II Device Handbook
Symbol
f
Note to
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input
t
t
t
t
t
t
t
t
f
Note to
(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global
CNT
PD1
PD2
SU
H
CO
CH
CL
CNT
CNT
Symbol
pin maximum frequency.
clock input pin maximum frequency.
Table
Table
Maximum
global clock
frequency for
16-bit counter
Parameter
5–24:
5–25:
Worst case pin-to-pin
delay through 1 look-up
table (LUT)
Best case pin-to-pin
delay through 1 LUT
Global clock setup time
Global clock hold time
Global clock to output
delay
Global clock high time
Global clock low time
Minimum global clock
period for
16-bit counter
Maximum global clock
frequency for 16-bit
counter
Parameter
Table 5–25
Condition
—
shows the external I/O timing parameters for EPM1270 devices.
Min
—
–3 Speed
Condition
Grade
10 pF
10 pF
10 pF
—
—
—
—
—
—
304.0
Max
(1)
MAX II / MAX IIG
Min
—
–4 Speed
Min
166
166
Grade
–3 Speed Grade
1.2
3.3
2.0
—
—
—
0
247.5
Max
304.0
Max
6.2
3.7
4.6
(Part 2 of 2)
Min
—
—
—
—
—
—
–5 Speed
Grade
(1)
201.1
MAX II / MAX IIG
Max
–4 Speed Grade –5 Speed Grade
Min
216
216
1.5
2.0
4.0
—
—
—
0
Min
—
Chapter 5: DC and Switching Characteristics
–6 Speed
Grade
247.5
Max
8.1
4.8
5.9
—
—
—
—
—
184.1
Max
© August 2009 Altera Corporation
Timing Model and Specifications
Min
—
Min
266
266
1.9
2.0
5.0
–7 Speed
—
—
—
MAX IIZ
0
Grade
123.5
Max
201.1
Max
10.0
5.9
7.3
—
—
—
—
—
Min
—
–8 Speed
Grade
MHz
Unit
ns
ns
ns
ns
ns
ps
ps
ns
118.3 MHz
Max
Unit