XC95288XL-10TQG144C Xilinx Inc, XC95288XL-10TQG144C Datasheet - Page 15
![IC CPLD 6.4K 288MCELL 144-TQFP](/photos/6/70/67094/144tqfp_sml.jpg)
XC95288XL-10TQG144C
Manufacturer Part Number
XC95288XL-10TQG144C
Description
IC CPLD 6.4K 288MCELL 144-TQFP
Manufacturer
Xilinx Inc
Series
XC9500XLr
Specifications of XC95288XL-10TQG144C
Programmable Type
In System Programmable (min 10K program/erase cycles)
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
16
Number Of Macrocells
288
Number Of Gates
6400
Number Of I /o
117
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
144-TQFP, 144-VQFP
Voltage
3.3V
Memory Type
FLASH
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Number Of Logic Elements/cells
-
Other names
122-1381
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC95288XL-10TQG144C
Manufacturer:
XILINX
Quantity:
513
Company:
Part Number:
XC95288XL-10TQG144C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC95288XL-10TQG144C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Company:
Part Number:
XC95288XL-10TQG144C.
Manufacturer:
XILINX
Quantity:
1 831
Detailed timing information may be derived from the full tim-
ing model shown in
DS054 (v2.5) May 22, 2009
Product Specification
T
PSU
R
Setup Time = T
T
T
T
Propagation Delay = T
T
GCK
GSR
GTS
IN
Figure
Combinatorial
P-Term Clock
Combinatorial
Logic
Logic
Path
(a)
16. The values and explanations
PSU
(c)
T
T
T
T
T
LOGILP
PD
Clock to Out Time = T
PTCK
PTSR
PTTS
LOGI
D/T Q
Figure 16: Detailed Timing Model
Figure 15: Basic Timing Model
S*T
T
PTA
www.xilinx.com
PCO
PCO
D/T
CE
for each parameter are given in the individual device data
sheets.
XC9500XL High-Performance CPLD Family Data Sheet
T
T
SUI
HI
T
T
T
SR
T
PDI
AOI
RAI
F
T
Macrocell
COI
Q
Setup Time = T
Internal System Cycle Time = T
Combinatorial
Combinatorial
Logic
Logic
T
SU
OUT
(b)
(d)
Clock to Out Time = T
D/T Q
T
D/T Q
SLEW
SYSTEM
DS054_15_042101
DS054_16_042101
T
CO
T
EN
CO
15