EPM3256AQC208-10N Altera, EPM3256AQC208-10N Datasheet - Page 27

IC MAX 3000A CPLD 256 208-PQFP

EPM3256AQC208-10N

Manufacturer Part Number
EPM3256AQC208-10N
Description
IC MAX 3000A CPLD 256 208-PQFP
Manufacturer
Altera
Series
MAX® 3000Ar
Datasheet

Specifications of EPM3256AQC208-10N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
16
Number Of Macrocells
256
Number Of Gates
5000
Number Of I /o
158
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
208-MQFP, 208-PQFP
Voltage
3.0 V ~ 3.6 V
Memory Type
EEPROM
Number Of Logic Elements/cells
16
Family Name
MAX 3000A
# Macrocells
256
Number Of Usable Gates
5000
Frequency (max)
125MHz
Propagation Delay Time
10ns
Number Of Logic Blocks/elements
16
# I/os (max)
158
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1988
EPM3256AQC208-10N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM3256AQC208-10N
Manufacturer:
ALTERA52
Quantity:
4 054
Part Number:
EPM3256AQC208-10N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3256AQC208-10N
Manufacturer:
ALTERA
0
Company:
Part Number:
EPM3256AQC208-10N
Quantity:
9 000
Part Number:
EPM3256AQC208-10NALTERA
Manufacturer:
ALTERA
0
Figure 11. MAX 3000A Switching Waveforms
Altera Corporation
t
driven at 3 V for a logic
high and 0 V for a logic
low. All timing
characteristics are
measured at 1.5 V.
R
& t
F
< 2 ns. Inputs are
(Logic Array Output)
Parallel Expander
Shared Expander
Register Output
Input or I/O Pin
Register to PIA
Data or Enable
Clock into PIA
to Logic Array
Global Clock
Logic Array
Logic Array
Logic Array
Logic Array
Output Pin
at Register
PIA Delay
Clock into
Data from
Input Pin
Clock Pin
Register
Clock at
I/O Pin
Output
Global
Delay
Delay
to Pin
Input
Combinatorial Mode
Global Clock Mode
Array Clock Mode
t
t
R
R
MAX 3000A Programmable Logic Device Family Data Sheet
t
t
IN
t
t
SU
IN
IO
t
t
ACH
CH
t
t
t
t
H
t
PIA
IN
GLOB
IO
t
RD
t
t
IC
SU
t
PIA
t
t
ACL
t
CL
SEXP
t
H
t
PIA
t
OD
t
LAC
, t
LAD
t
PEXP
t
t
F
F
t
COMB
t
CLR
, t
PRE
t
OD
t
OD
t
PIA
27

Related parts for EPM3256AQC208-10N