MT9075BP1 Zarlink, MT9075BP1 Datasheet - Page 40
MT9075BP1
Manufacturer Part Number
MT9075BP1
Description
PB FREE E1 SINGLE CHIP TRANSCEIVER
Manufacturer
Zarlink
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT9075BP1
Manufacturer:
ZARLINK
Quantity:
20
- Current page: 40 of 102
- Download datasheet (867Kb)
1 - 0
7 -4
Bit
4-0
3
2
Bit
7
6
5
TMA1-4
RxTRSP
X2, X3
Name
HDLC0
HDLC1
Name
(11)
(0)
X1
(1)
(1)
Y
(0)
(0)
(0)
---
Transmit Multiframe Alignment Bits One to Four. These bits are
transmitted on the PCM 30 2048 kbit/sec. link in bit positions one to four
of time slot 16 of frame zero of every signalling multiframe. These bits
are used by the far end to identify specific frames of a signalling
multiframe. TMA1-4 = 0000 for normal operation.
This bit is transmitted on the PCM 30 2048 kbit/sec. link in bit position
five of time slot 16 of frame zero of every multiframe. X1 is normally set
to one.
This bit is transmitted on the PCM 30 2048 kbit/sec. link in bit position six
of time slot 16 of frame zero of every multiframe. It is used to indicate the
loss of multiframe alignment to the remote end of the link. If one - loss of
multiframe alignment; if zero - multiframe alignment acquired. This bit is
ignored when AUTY is zero (page 01H, address 11H).
These bits are transmitted on the PCM 30 2048 kbit/sec. link in bit
positions seven and eight respectively, of time slot 16 of frame zero of
every multiframe. X2 and X3 are normally set to one.
HDLC0 Select. If one, then HDLC0 is connected to the data link on
selected S
is deselected and all HDLC0 interrupts are masked.
HDLC1 Select. If one, then HDLC1 is connected to time slot 16 in CCS
mode. If zero, HDLC1 is deselected and all HDLC1 interrupts are
masked.
Receive Transparent Mode. When this bit is set to one, the framing
function is disabled on the receive side. Data coming from the receive
line passes through the slip buffer and drives DSTo with an arbitrary
alignment. When zero, the receive framing function operates normally.
Unused.
Table 16 - Transmit MF Alignment Signal
Table 17 - HDLC Selection Word
a
bits at a rate of 4, 8, 12, 16 or 20 kbits/sec. If zero, HDLC0
(Page 01H, Address 13H)
(Page 01H, Address 14H)
Zarlink Semiconductor Inc.
MT9075B
Functional Description
40
Functional Description
Data Sheet
Related parts for MT9075BP1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
256 x 256 Channels (8 TDM Streams @ 2.048Mb/s) Non-blocking Digital Switch (DX)
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Video Programme Delivery Control Interface Circuit
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
SP8719520MHz LOW CURRENT TWO-MODULUS DIVIDERS
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
REMOTE CONTROL RECEIVER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
2·5GHz ÷8192 PRESCALER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
1·3GHz 4256 PRESCALER WITH LOW CURRENT AND LOW RADIATION
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet: