AD6653-150EBZ Analog Devices Inc, AD6653-150EBZ Datasheet - Page 48

no-image

AD6653-150EBZ

Manufacturer Part Number
AD6653-150EBZ
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD6653-150EBZ

Lead Free Status / Rohs Status
Compliant
AD6653
Addr.
(Hex)
0x113
0x114
0x115
0x116
0x117
0x118
0x119
0x11A
0x11B
0x11D
0x11E
0x11F
0x120
0x121
0x122
0x123
Register
Name
Signal
Monitor
Period
Register 0
(Global)
Signal
Monitor
Period
Register 1
(Global)
Signal
Monitor
Period
Register 2
(Global)
Signal
Monitor
Value
Channel A
Register 0
(Global)
Signal
Monitor
Value
Channel A
Register 1
(Global)
Signal
Monitor
Value
Channel A
Register 2
(Global)
Signal
Monitor
Value
Channel B
Register 0
(Global)
Signal
Monitor
Value
Channel B
Register 1
(global)
Signal
Monitor
Value
Channel B
Register 2
(Global)
NCO
Control
(Global)
NCO
Frequency 0
NCO
Frequency 1
NCO
Frequency 2
NCO
Frequency 3
NCO Phase
Offset 0
NCO Phase
Offset 1
Open
Open
Open
Bit 7
(MSB)
Bit 6
Open
Open
Open
Bit 5
Open
Open
Open
Signal Monitor Result Channel A[15:8]
Signal Monitor Result Channel B[15:8]
Signal Monitor Result Channel A[7:0]
Signal Monitor Result Channel B[7:0]
Signal Monitor Period[23:16]
NCO Frequency Value[23:16]
NCO Frequency Value[31:24]
Signal Monitor Period[15:8]
NCO Frequency Value[15:8]
Signal Monitor Period[7:0]
NCO Frequency Value[7:0]
Bit 4
Open
Open
Open
NCO Phase Value[15:8]
NCO Phase Value[7:0]
Rev. 0 | Page 48 of 80
Bit 3
Open
1 = ms
Signal Monitor Result Channel A[19:16]
Signal Monitor Result Channel B[19:16]
Bit 2
NCO32
phase
dither
enable
Bit 1
NCO32
amplitude
dither
enable
Bit 0
(LSB)
NCO32
enable
0x00
0x00
Default
Value
(Hex)
0x80
0x00
0x00
0x00
0x00
0x00
0x00
0x00
Default
Notes/
Comments
In ADC clock
cycles
In ADC clock
cycles
In ADC clock
cycles
Read only
Read only
Read only
Read only
Read only
Read only