AD664BD-BIP Analog Devices Inc, AD664BD-BIP Datasheet - Page 7
![IC DAC 12BIT QUAD MONO 28-CDIP](/photos/6/62/66275/505-28-cdip_heat_pad_sml.jpg)
AD664BD-BIP
Manufacturer Part Number
AD664BD-BIP
Description
IC DAC 12BIT QUAD MONO 28-CDIP
Manufacturer
Analog Devices Inc
Datasheet
1.AD664JNZ-BIP.pdf
(20 pages)
Specifications of AD664BD-BIP
Data Interface
Parallel
Rohs Status
RoHS non-compliant
Settling Time
8µs
Number Of Bits
12
Number Of Converters
4
Voltage Supply Source
Dual ±
Power Dissipation (max)
525mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
28-CDIP (0.600", 15.24mm)
Resolution (bits)
12bit
Sampling Rate
125kSPS
Supply Voltage Range - Digital
4.5V To 5.5V
Supply Current
15mA
Digital Ic Case Style
DIP
No. Of Pins
28
Number Of Channels
4
Resolution
12b
Conversion Rate
125KSPS
Interface Type
Parallel
Single Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (typ)
±15V
Architecture
R-2R
Power Supply Requirement
Dual
Output Type
Voltage
Integral Nonlinearity Error
±0.75LSB
Single Supply Voltage (min)
Not RequiredV
Single Supply Voltage (max)
Not RequiredV
Dual Supply Voltage (min)
±11.4V
Dual Supply Voltage (max)
±16.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
28
Package Type
CDIP
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD664BD-BIP
Manufacturer:
ADI
Quantity:
558
Part Number:
AD664BD-BIP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
REV. C
Multiplying Mode Performance
Figure 6 illustrates the typical open-loop gain and phase perfor-
mance of the output amplifiers of the AD664.
Crosstalk
Crosstalk is a spurious signal on one DAC output caused by a
change in the output of one or more of the other DACs.
Crosstalk can be induced by capacitive, thermal or load current
induced feedthrough. Figure 7 shows typical crosstalk. DAC B
is set to output 0 volts. The outputs of DAC A, C and D switch
2 k loads from 10 V to 0 V. The first disturbance in the output
of DAC B is caused by digital feedthrough from the input data
lows. The second disturbance is caused by analog feedthrough
from the other DAC outputs.
Output Noise
Wideband output noise is shown in Figure 8. This measurement
was made with a 7 MHz noise bandwidth, gain = 1 and all bits
on. The total rms noise is approximately one fifth the visual
peak-to-peak noise.
DIGITAL INTERFACE
As Table II shows, the AD664 makes a wide variety of operating
modes available to the user. These modes are accessed or pro-
grammed through the high speed digital port of the quad DAC.
On-board registers program and store the DAC input codes and
Figure 6. Gain and Phase Performance of AD664 Outputs
+20
+15
+10
+5
0
10k
Figure 7. Output Crosstalk
FREQUENCY – H
100k
GAIN
PHASE
z
1M
+90
+45
0
–7–
the DAC operating mode data. All registers are double-buffered
to allow for simultaneous updating of all outputs. Register data
may be read back to verify the respective contents. The digital
port also allows transparent operation. Data from the input pins
can be sent directly through both ranks of latches to the DAC.
Partial address decoding is performed by the DS0, DS1, QS0,
QS1 and QS2 address bits. QS0, QS1 and QS2 allow the 44-pin
versions of the AD664 to be addressed in 4-bit nibble, 8-bit byte
or 12-bit parallel words.
The RST pin provides a simple method to reset all output
voltages to zero. Its advantages are speed and low software
overhead.
INPUT DATA
In general, two types of data will be input to the registers of the
AD664, input code data and mode select data. Input code data
sets the DAC inputs while the mode select data sets the gain
and range of each DAC.
The versatile I/O port of the AD664 allows many different types
of data input schemes. For example, the input code for just one
of the DACs may be loaded and the output may or may not be
updated. Or, the input codes for all four DACs may be written,
and the outputs may or may not be updated.
The same applies for MODE SELECTION. The mode of just
one or many of the DACs may be rewritten and the user can
choose to immediately update the outputs or wait until a later
time to transfer the mode information to the outputs.
A user may also write both input code and mode information
into their respective first ranks and then update all second ranks
at once.
Finally, transparent operation allows data to be transferred from
the inputs to the outputs using a single control line. This feature
is useful, for example, in a situation where one of the DACs is
used in an A/D converter. The SAR register could be connected
directly to a DAC by using the transparent mode of operation.
Another use for this feature would be during system calibration
where the endpoints of the transfer function of each DAC would
be measured. For example, if the full-scale voltages of each
DAC were to be measured, then by making all four DACs
transparent and putting all “1s” on the input port, all four
DACs would be at full-scale. This requires far less software
overhead than loading each register individually.
Figure 8. Typical Output Noise
AD664