PIC18F86K90-I/PT Microchip Technology, PIC18F86K90-I/PT Datasheet - Page 65

no-image

PIC18F86K90-I/PT

Manufacturer Part Number
PIC18F86K90-I/PT
Description
64kB Flash, 4kB RAM, 1kB EE, 16MIPS, NanoWatt XLP, LCD, 5V 80 TQFP 12x12x1mm TRA
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr

Specifications of PIC18F86K90-I/PT

Core Processor
PIC
Core Size
8-Bit
Speed
64MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number Of I /o
69
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F86K90-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F86K90-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC18F86K90-I/PT
Quantity:
492
Part Number:
PIC18F86K90-I/PTRSL
Manufacturer:
Microchip Technology
Quantity:
10 000
TABLE 4-4:
 2010 Microchip Technology Inc.
Note 1:
2:
3:
4:
5:
Power-Managed
SEC_IDLE mode
PRI_IDLE mode
RC_IDLE mode
Sleep mode
T
runs concurrently with any other required delays (see Section 4.4 “Idle Modes”).
Includes postscaler derived frequencies. On Reset, INTOSC defaults to HF-INTOSC at 8 MHz.
T
(parameter F12, Table 31-7); it is also designated as T
Execution continues during T
The clock source is dependent upon the settings of the SCS (OSCCON<1:0>), IRCF (OSCCON<6:4>)
and FOSC (CONFIG1H<3:0>) bits.
CSD
OST
Mode
(parameter 38, Table 31-10) is a required delay when waking from Sleep and all Idle modes, and
is the Oscillator Start-up Timer (parameter 32, Table 31-10). T
EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)
IOBST
Clock Source
MF-INTOSC
MF-INTOSC
MF-INTOSC
HF-INTOSC
HF-INTOSC
HF-INTOSC
LF-INTOSC
LF-INTOSC
LF-INTOSC
LP, XT, HS
LP, XT, HS
EC, RC
EC, RC
HSPLL
HSPLL
(parameter 39, Table 31-10), the INTOSC stabilization period.
SOSC
Preliminary
(2)
(2)
(2)
(2)
(2)
(2)
(5)
PIC18F87K90 FAMILY
PLL
.
T
Exit Delay
OST
T
T
T
T
T
T
IOBST
CSD
CSD
CSD
OST
CSD
RC
+ t
(1)
(1)
(1)
(3)
(1)
is the PLL Lock-out Timer
rc
(4)
(3)
Clock Ready
Status Bits
SOSCRUN
DS39957B-page 65
MFIOFS
HFIOFS
MFIOFS
HFIOFS
HFIOFS
MFIOFS
OSTS
OSTS
None
None
None

Related parts for PIC18F86K90-I/PT