AD9271BSVZ-25 Analog Devices Inc, AD9271BSVZ-25 Datasheet - Page 36

IC ADC OCT 12BIT 25MSPS 100-TQFP

AD9271BSVZ-25

Manufacturer Part Number
AD9271BSVZ-25
Description
IC ADC OCT 12BIT 25MSPS 100-TQFP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9271BSVZ-25

Data Interface
Serial, SPI™
Number Of Bits
12
Sampling Rate (per Second)
25M
Number Of Converters
8
Power Dissipation (max)
1.06W
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP Exposed Pad
Resolution (bits)
12bit
Sampling Rate
50MSPS
Input Channel Type
Differential, Single Ended
Supply Voltage Range - Digital
1.7V To 1.9V
Supply Current
505mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9271-50EBZ - BOARD EVALUATION AD9271 50MSPS
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9271BSVZ-25
Manufacturer:
AD
Quantity:
1 600
Part Number:
AD9271BSVZ-25
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD9271
This interface is flexible enough to be controlled by either serial
PROMs or PIC mirocontrollers. This provides the user an
alternative method, other than a full SPI controller, to program
the device (see the AN-812 Application Note).
Table 14. Serial Timing Definitions
Parameter
t
t
t
t
t
t
t
t
t
DS
DH
CLK
S
H
HI
LO
EN_SDIO
DIS_SDIO
SCLK
SDIO
CSB
DON’T CARE
DON’T CARE
t
S
R/W
Minimum Timing (ns)
5
2
40
5
2
16
16
10
10
t
DS
W1
W0
t
DH
A12
A11
t
HI
Description
Setup time between the data and the rising edge of SCLK
Hold time between the data and the rising edge of SCLK
Period of the clock
Setup time between CSB and SCLK
Hold time between CSB and SCLK
Minimum period that SCLK should be in a logic high state
Minimum period that SCLK should be in a logic low state
Minimum time for the SDIO pin to switch from an input to an output relative to the SCLK
falling edge (not shown in Figure 71)
Minimum time for the SDIO pin to switch from an output to an input relative to the SCLK
rising edge (not shown in Figure 71)
A10
t
Figure 71. Serial Timing Details
LO
A9
Rev. B | Page 36 of 60
t
CLK
A8
A7
D5
D4
D3
D2
D1
D0
t
H
DON’T CARE
DON’T CARE

Related parts for AD9271BSVZ-25